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A b stra c t

It is fair to claim th a t the greatest challenge currently faced by IC designers is how they prove
th a t their designs do not contain any functional errors before they actually send them away for
fabrication. Given the fact th a t fabrication of a chip is not only a time-consuming process, b u t also
very expensive, it would be financially devastating for IC m anufacturing companies if any functional
errors are detected after the chip is fabricated. Logic emulation systems are program mable hardware
platform s th a t help IC designers to verify the correct functionality of their IC designs before they
are sent for fabrication. Processor-based logic emulation systems belong to a class of logic em ulators
th a t are studied in details in this thesis.
In the first p art of this research, a new hardw are architecture for processor-based logic emula
tion system, which was implemented in Xilinx Virtex-II and Virtex 4 FPG A s, has been proposed.
Efficiency of proposed architecture in term s of speed, area and other design constraints is compared
w ith other studies. The new approach shows reasonable emulation speed (200K H z ) , better logic
utilization (> 67%) while reducing the hardw are size and cost by orders of magnitude.
More im portantly, based on the proposed architecture, a software CAD framework was created
th a t allows autom atic m apping of a gate-level netlist into a series of instructions, which can be
executed in parallel by a collection of logic emulation processors. Two scheduling algorithm s have
been developed and implemented. The algorithm s were evaluated using several popular benchmark
circuits. Experim ental results show th a t the algorithms achieved close to optim al average processor
workload (83%) which results in fast emulation speed.
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C h a p ter 1

In tro d u c tio n an d M o tiv a tio n

Ever since digital VLSI circuits came into existence engineers have been facing the constantly growing
problem of verifying correct functionality of circuits before they are sent for fabrication. Once the
chip is fabricated, which is a very expensive procedure, it would be impossible for designers to modify
th e hardw are in case design errors were detected, unless they go through all the design steps again.
Several functional verification methodologies such as software simulation and hardware-accelerated
sim ulation have been proposed so far. Each m ethod has a num ber of advantages as well as disadvan
tages. A briefly review of all these m ethods is presented in future chapters. Traditional verification
m ethods are not effective for very large IC designs. Consequently, finding faster, cost effective and
more accurate solutions for design verification is a very im portant research issue.
The m ost effective m ethod for performing functional verification of an IC design prior to fab
rication is Logic Emulation. A logic emulation system (also known as logic em ulator) is a field
program m able system th a t can be programmed to em ulate (i. e. im itate) the functionality of a
digital circuit at speeds of millions of cycles per second(CPS).
During past few years m any logic emulation systems have been proposed and implemented. The
two m ain classes of logic emulation systems are FPGA-based logic emulation (FBE) and processorbased logic emulation (PBE) systems. Each of these systems have a number advantages as well as
disadvantages. In most cases these systems might be so complex and expensive th a t it would be
financially infeasible for small or medium size companies to afford. Currently, there is a dem and
for cheaper logic emulation systems th a t are fast and yet large enough to verify designs as big as

1
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1. IN TRO DU CTION A N D MOTIVATION

multi-million gates.
More im portantly, all logic emulation systems have an associated set of m apping CAD tools
(called design compilers) th a t perform the task of design compilation. The design compiler reads the
netlist of the design under fesf(DUT) and autom atically converts it to a downloadable bit-stream
th a t can be “program med” into the logic emulation system. Once the logic emulation system is
program med, design engineers can verify the functionality of DUT by “running” it on the em ulation
system. Much work remains to be done in exploring new architectures and mapping CAD tools for
logic em ulation systems.

1.1

Thesis Overview

The m ain goals of this thesis are:
1. Investigate a cost effective architecture for processor-based logic emulation systems targeting
FPG As. The motivation is to combine the advantages of both FBEs and PB Es in a single
system.
2. C reate a CAD framework for autom atic m apping of DUT netlist to a target processor-based
logic emulation system.
3. Explore new scheduling algorithms for mapping design netlists into a collection of parallel
processors.
In the first p art of this research, a hardware architecture for processor-based logic emulation system
has been proposed which was implemented in Xilinx Virtex-II and Virtex 4 FPG As. Efficiency of
proposed architecture in term s of speed, area and other design constraints is compared w ith other
studies.
More im portantly, based on the proposed architecture, a software CAD framework th a t can auto
m atically m ap a gate-level netlist into a series of instructions, which can be executed in parallel on a
collection of logic emulation processors, has been discussed. In addition to software CAD framework,
two scheduling algorithms have been proposed and implemented. The algorithm s were evaluated us
ing several popular benchmark circuits and experim ental results show th a t the algorithm s achieved
close to optim al average processor workload which results in fast em ulation speed.
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1. INTRODUCTION A N D M OTIVATION

1.2

Thesis Organization

This thesis is organized as follows:
In C hapter 2 the history and im portance of functional verification is briefly reviewed and various
hardware architectures for logic em ulation systems are presented. Then the CAD flow and algorithm s
used in each class of logic emulation system is discussed. In C hapter 3, the hardware architecture
proposed in this research is explained and later in C hapter 4 the im plementation results of the
proposed architecture are described. C hapter 5 covers the CAD framework for m apping design
netlists on to the target logic emulation system. Also, two scheduling algorithm s are introduced and
explained in detail as to how they improve the em ulation speed. The experim ental results obtained
by running the new algorithm s on ten MCNC benchm ark circuits are presented. Finally, C hapter 6
provides concluding remarks and a discussion of possible future work.
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C h a p ter 2

B ackgrou n d an d P re v io u s W ork

In 1965, Gordon Moore predicted th a t the number of transistors per unit area in a typical inte
grated circuit (e. g. microprocessor) will double roughly every 18 m onths [51]. This increase in the
integration level is called semiconductor productivity [35], or better known as M oore’s law. A nother
im plication of semiconductor productivity is th a t greater functionality is being integrated into unit
area of semiconductors, which results in a direct increase in design complexity. Therefore, some
researchers refer to such trend in semiconductor productivity as complexity growth.
On the other hand, the term design productivity refers to the num ber of logic gates designed
by single designer per day [35], Statistics from real world show th a t although sem iconductor pro
ductivity keeps increasing with the pace expected by the M oore’s law, design productivity is not
improving proportionally, resulting in w hat we would like to call production gap or, as it will be
explained shortly, verification gap (Fig. 2.1). The existence of such a gap is due to two m ain rea
sons: first, increase in the number of circuit elements and their interconnection (i. e. design size).
Second, increase in the num ber of test vectors to verify the correctness of all circuit elements. For
example, if there are N circuit elements (such as logic gates or flip-flops) within the digital circuit
under test and each element can assume a binary value (0 or 1), then we need at m ost 2N test
vectors to thoroughly verify the functionality of the circuit. It goes w ithout saying th a t even for
a very small circuit (N < 100) it is practically impossible to fully verify the correctness of the
design as the number of test vectors (2100) is almost infinite. To avoid design errors and possible
expensive silicon re-spins, chip m anufacturers are looking for solutions to functionally verify their
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Figure 2.1: C om plexity/Productivity growth versus tim e in term s of num ber of transistors[66]

designs before fabrication, often referred to as design verification. In fact, it would be fair to say
th at, design verification has become the m ost im portant bottleneck in the design process, requiring
about 60-75% of design resources such as design time, computing resources and man-power [53] [41].
Therefore, m any researchers are targeting this area to narrow the verification gap or at least keep
it from increasing as the design size grows.

2.1

H istory o f D esign Verification

There are many different ways for tackling the design verification problem, some of which have been
around for a while. In general, there are five different m ethods used for design verification:
1. Formal Verification
2. Simulation
3. Hardware Accelerated Simulation
4. Rapid Prototyping
5. Logic Em ulation
Each m ethod has a num ber of advantages as well as drawbacks. In the sem iconductor and electronic
industries, some or all of these m ethods are used to verify designs, based on design complexity and
verification requirements.

5
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2.1.1

Formal V erification

Formal verification refers to a process through which a designer proves formally th a t a designed
circuit satisfies the design specifications for all possible inputs [41]. The behavior of a hardware
design is described formally and then the correctness of the design is proved by using a number
of m athem atical proof techniques [71] [27]. In formal verification, first the hardw are is represented
using, logic equations or finite state machines (FSMs), regardless of other design aspects such as
tim ing or area constraints. Then, the designer studies the question of whether the designed circuit
matches the specifications or not. The specifications are often w ritten as a set of tem poral logic
formulas. For obvious reasons, some researchers believe th a t formal verification m ethods are simply
p arts of the design process and not a post-design process.
Two most common approaches for formal verification are theorem proving (algorithmic veri
fication) and model checking (deductive verification). Model checking tools represent the design
using Binary Decision Diagrams (BDDs) and the specifications by a set of tem poral logic formulas
[10] [15]. The model checking tool then traverses the BDD by exploring all possible combinations of
in p u ts/states/o u tp u ts to verify if the formulas are satisfied. On the contrary, in theorem proving
techniques, both the hardw are and its specifications are represented in some abstract logic such as
Higher-Order Logic (HOL). Then, a m athem atical proof within the rules of th a t logic is constructed
th a t shows the design m atches its specifications. Theorem proving tools autom ate the process of
establishing the proof [23].
Since formal verification m ethods use m athem atical approach to determ ine the correctness of a
design, therefore all possible errors in the design will be detected and sound functionality of the
design is guaranteed. However, they have a number of drawbacks which limit their usage for real
world designs. For instance, formal verification methods are not easily scalable and they all suffer
form state-space explosion.

T h at is, if there are 250 memory cells within the circuit, then the

circuit would have 2250 states 1 th a t need to be exhaustively searched. On the other hand, finding
m athem atical abstraction (model) for even a small design is a complicated and tedious task and
requires lots of knowledge and experience. To overcome these problems, researchers have tried to
combine different formal verification m ethods together [23], but the results are still not suitable for
large designs.
l.Just a bit more th a n th e num ber of all particles in th e universe!
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Figure 2.2: General view of software simulation tools

2.1.2

Sim ulation

By far the most popular verification m ethod is software simulation, or simply, simulation. The
inputs to a logic sim ulator are the design netlist file and input stimulus signals, often in the form of
vector d ata files. The sim ulator com putes how the design-under-test (DUT) would operate over time
and generates required outputs, given those inputs [4] [1]. It is then the designer’s job to observe the
outputs produced by the sim ulator and verify if the design is operating correctly. The comparison
process can be autom ated by defining “m onitors” for the simulation tools. It should be emphasized
th at, in the simulation technique, not only the input stimuli to the DUT are represented in software
(e. g. vector d ata files) but also the DUT itself is represented in software. Therefore, it is obvious
th a t the simulator is nothing but a software simulation “engine” th a t runs the models of a DUT
against given input vector files (Fig. 2.2). In more recent design methodology, designers use hardware
description languages (HDL), such as Verilog or VHDL, to not only describe the design, behaviorally
or structurally, but also specify input stimuli and monitoring routines within the same embodiment,
called test bench (shown by shaded blocks in Fig. 2.2) [56]. Software sim ulators have a num ber of
advantages over other verification tools:
• They provide extensive capabilities for modifying and debugging the design which is due to
the intrinsic flexibility in software.
• They are much easier to use.
• They are significantly cheaper th a n other tools.

7
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The above benefits make simulators the most widely used verification tools. However, they do have
limitations:
• As the size of logic designs doubles the am ount of com puting work to sim ulate them roughly
quadruples. A rough estim ation for such increase is th at, an increase in the num ber of logic
gates not only increases the num ber of cycles, but also it increases the com putational work
per cycle to get acceptable coverage [48]. Hence, software sim ulators are simply too slow to
simulate designs with more th an a million gates. Typically their simulation speed is around
tens of cycles-per-second(CPS).
• Simulators do not provide the in-circuit emulation(lCE) capability.
• The accuracy of simulation results depends solely on how well the designer has modeled the
DUT in software and the num ber of test vectors (input stimuli) provided. Therefore, user
expertise is a key factor in sim ulation accuracy.
If we only use simulators for design verification, it is very likely th a t some design errors remain
undetected.

A notorious example of such an incident was the design bug in th e floating point

arithm etic unit of Intel’s Pentium processor, reported in [54], which caused a financial loss of several
million dollars to the company.

2.1.3

H ardw are-A ccelerated Sim ulation

To overcome the speed lim itation of software simulators, simulation accelerators based on custom
hardware were developed. These accelerators provided built-in test equipment (such as signal gen
erators and logic analyzers). Instead of using com puter workstations, designers could execute th e
simulation of their designs on a num ber of parallel processors which run orders of m agnitudes faster
th an simulators [3] [16] [61].
Although, hardware-accelerated sim ulators provided good speedup for simulation, they still suf
fered from two m ajor problems:
• It should be emphasized th a t hardware-accelerated sim ulators are still using software models
of the design and not real hardware.
• Massively parallel processing platform s succeed in physical sim ulation such as fluid flow or
structural analysis but they are not efficient enough in sim ulation of logic designs because
logic designs have very irregular topologies [48].
• They do not provide in-circuit emulation.

8
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2.1.4

R apid P ro to ty p in g

Another relatively less popular functional verification m ethod is rapid prototyping. In this m ethod
designers quickly produce hardware models of the actual product th a t is fabricated by using fast
prototyping platform s such as program m able logic technology. By examining the functionality of
those models, designer can identify possible errors in their design before they send it for fabrication.
Unfortunately, the feasibility of rapid prototyping technique depends highly on the type of the
application and availability of tools. In one example, researchers have created a flexible environment
to develop only digital signal processing (DSP) applications [33].
Since rapid prototyping requires building a hardware sample closest to the final product, th e
verification process will be fastest and detection of m ost design errors is likely. However, the main
disadvantage is th a t once the prototype is built it can not be used for other applications and therefore
it would be a throw-away effort.

2.1.5

Logic E m ulation

The most recent verification tools are logic emulation systems. A hardware em ulator is a completely
program mable hardware system which can be program med to im itate (i. e. emulate) the functionality
of a large digital design (tens of million gates) at the speed of m ulti million cycles per second (CPS).
In other words, a logic em ulator is a program m able device th at, once programmed, functions just
like a prototype of the final chip before actually fabricating the chip itself.
Logic emulation systems have a number of advantages over other verification tools th a t have
recently brought them into spotlight. In the upcoming sections we will be thoroughly investigating
the hardware architecture and CAD tools for logic emulation systems.

2.2

A rchitecture of Logic Em ulation System s

So far a number of hardware architectures for logic emulation systems have been proposed, and
some of these architectures have been implemented. Regardless of their architecture, they all share
a number of basic features. Generally speaking, a typical logic em ulation system consists of five
m ajor components which their connectivity is shown in Fig. 2.3.
1. Program m able hardware
2. CAD tools which autom atically m ap design-under-test (DUT) into downloadable bit stream
for the program mable hardware

9
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Figure 2.3: General view of a Logic Em ulation System
3. Integrated instrum entation and debugging hardw are such as integrated logic analyzers (ILA)
or program mable signal generators
4. Integrated control hardware and software to support the run tim e environment of the em ulated
design
5. Target hardware interface circuitry
Figure 2.4 illustrates physical connectivity of a typical logic em ulator in the real world environ
ment. A logic em ulator can be either connected directly to a single w orkstation or a collection of
workstations through a network (e. g. LAN), A set of back-end and front-end CAD tools run on
workstations. On the other end, a logic em ulator can be connected to the target hardware, right in
the socket where the to-be-em ulated chip will be m ounted in future.
Logic emulation systems are classified according to the architecture used in their program mable
hardware. Although various companies and academic researchers have used different architectures,
they can all fall into one of the following two categories:
1. FPGA-Based Em ulators (FBE)
2. Processor-Based Em ulators (PBE)
As it will be explained later the proposed architecture combines some of the properties of both
classes of logic emulation systems. Thus the newly proposed emulation system will be referred to as

10
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h y b rid logic e m u la tio n system.

2.2.1

F P G A -B ased Logic E m ulation S ystem (FB E )

Ever since Field-Programmable Gate Arrays (FPGAs) were introduced in late 80s, they have been
extensively used in rapid prototyping and logic em ulation platforms. Since FPG A s are fundamental
building blocks of FPGA-based emulation system s(FBEs), first, we will briefly review the internal
structure of a typical FPG A chip.
2 .2 .1.1

In tro d u ctio n to F ield -P ro g ra m m a b le G a te A rray

An FPG A is a flexible, completely re-program m able logic chip. While different F PG A m anufacturers
have introduced different architectures [55] [8], the most popular FPG A architecture contains a two
dimensional array of SRAM-based program m able logic elements (LE) (Fig. 2.5). The logic elements
are interconnected through horizontal/vertical m etal wires and SRAM-controlled interconnecting
switches (shown at the bottom of Fig. 2.5).
Each logic element consists of two parts: a fc-input look-up table{LUT) and a flip-flop. A fc-input
LUT consists of an array of 2fc x 1 SRAM-based memory cells. All k inputs to an LUT are address
inputs to th a t memory array and the value read from a memory cell is the output of the LUT. A
fc-input LUT can realize any logic function of k inputs by programming the tru th table values of the

li
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logic function directly into the memory array. An example of a 3-input LUT is shown in Fig. 2.6
th a t implements Boolean function F .
A combination of a fc-input LUT and a flip-flop is capable of producing all feasible combinational
or sequential logic functions th a t can be built using fc input signals. The option of choosing between
th e combinational or sequential ou tput can be m ade by configuring the program m able bit connected
to the output multiplexer shown in Fig. 2.7. Typical LUTs have three to six inputs (3 < fc < 6),
however it has been shown the best performance-versus-area is achieved by having fc = 4 [60].
Along with the program mable logic described above, an F PG A includes a great num ber of SRAMbased program mable switches and interconnecting switch m atrices (shown at the bottom of Fig. 2.5)
which enables arbitrary interconnection among logic elements. The process of interconnecting logic
elements together is called routing. At the perim eter of an FPG A chip, program mable I/O pins
connect the F PG A ’s internal logic to the outside circuitry. Based on the above descriptions, it is
obvious th a t an FPG A is a highly program m able device th a t can be configured (programmed) to
implement any digital circuit.
It should be emphasized th a t commercially available FPG A s are much more complicated in
architecture. They usually include embedded memory blocks, dedicated fast logic for arithm etic
operations as well as complicated logic element architecture. Medium-size commercial FPG A s have
a logic capacity of few thousands logic elements equivalent to few tens of thousands logic gates[20] [39].
A lthough this capacity might sound large enough for some applications, it is not big enough for most
logic design today. Therefore, F PG A m anufacturers are periodically introducing newer FPG A s with
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Figure 2.8: A generic FPG A -based logic em ulation system
higher logic capacities.
2 .2 .1 .2

A rch itectu re o f F P G A -B a se d L ogic E m u lation S y stem s

The program mable hardware section of FPG A -based em ulators consists of a collection of F PG A mod
ules interconnected through hardwires an d /o r Field Programmable Interconnection Devices (FPIDs)
(Fig. 2.8) [67][11][65],
From the architecture point of view, program mable interconnection devices are quite similar to
program mable routing resources inside F PG A chips. In other words, an FPID is a collection of
program mable switches and switch matrices. Thus the combination of m ultiple FPG A s and FPID s
can create an extremely flexible and powerful platform for logic emulation and prototyping.
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The “routing architecture” of an FBE is the way in which the FPG A s, fixed wires and FPID s
are connected. Previous research has shown th a t the routing architecture has a strong effect on the
speed, cost and routability of emulation systems. This is because an inefficient routing architecture
may require excessive logic and routing resources when implementing circuits and cause long routing
delays. Increased routing delays will profoundly slow down the em ulation speed.
Several routing architectures for FBEs have been proposed. The routing architecture in FBEs
plays a key role in determ ining the cost and performance of these systems[70].
A

M e s h In te r c o n n e c t

Early FBEs did not use any FPIDs. Instead the FPG A s were arranged

in a two dimensional array and each FPG A was connected to its nearest neighboring FPG A s (mesh)
using hardwired connections (Fig. 2.9) [34].
Although mesh architecture is simple, it has a num ber of lim itations which has made it obsolete.
In this architecture, F PG A I/O pins are not only used for connecting F PG A internal logic to
outside world, but also for routing inter-FPG A signals. Therefore a large percentage of F PG A I/O
pins will be used up for inter-FPG A routing purposes. Moreover, some nets might pass through
many interm ediate FPG A s in the mesh, which results in very long interconnect delays for some
signals. Not only does this slow down the design emulation but also creates unbalanced propagation
delays among signals th a t can induce incorrect or unwanted behavior in some time-sensitive signals,
(e. g. set-up/hold tim e violations).
B

F u ll C ro s s b a r In te r c o n n e c t

An alternative to using FPG A s for routing is to use field-

programmable interconnection device (FPID ), which is a semiconductor device th a t can be pro-
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Figure 2.10: Internal structure of a field program mable interconnect device (FPID)
grammed (i. e. configured) to provide arbitrary connections between its I/O pins. It contains a
two dimensional array of, usually SRAM-based, program mable switches (Fig. 2.10). Therefore it is
capable of making any one-to-one or one-to-many connections between its I/O pins [21]. A typical
FPID may have as m any as 1000 I/O pins.
In most recent FB E systems FPID s are being used for interconnecting signals among FPG A
pins. The simplest architecture is Full Crossbar architecture. In this architecture each F PID is
connected to “all” FPG A s on the em ulation board (Fig. 2.11). Since a full crossbar is capable of
connecting any two pins in the system it is logical to think of this architecture as a regular array
of program mable crosspoint switches. Although a full crossbar architecture guarantees successful
routability of all nets, it is utilized in small em ulation systems with only a very few num ber of
FPG As. This is because the size (area) of F PID crossbar increases as the square of num ber of its
I/O pins. Equation 2.1 shows the relation between the number of crosspoint switches “5 ” in a full
crossbar th a t interconnects “AT” FPG A s each w ith “P ” I/O pins.
S = N ( N - l ) P 2/2

(2 .1)

For example, to interconnect 20 FPG A s (note th a t the number of FPG A s in a typical FBE
system is far more than this), each with 200 I/O pins, we need a FPID m odule w ith 4000 I/O pins
and a switch capacity of 7,600,000. M anufacturing such FPID would be im practical and expensive
in term s of pin count and layout area.
C

P a r t i a l a n d H ie ra rc h ic a l P a r t i a l C ro s s b a r

The partial crossbar architecture [65] [42] over

comes the lim itations of the full crossbar by using a set of smaller crossbars. This is due to the fact
th a t in real designs only a tiny fraction of crosspoint switches would ever be used to route signals in
th e system. In this architecture the I/O pins of each F PG A are divided into subsets and each subset
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Figure 2.11: Logical view of full crossbar interconnect (a). Block view (b).
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Figure 2.12: Logical view of partial crossbar interconnect (a). Block view (b).
is connected to a single FPID . Therefore the num ber of FPID s in partial crossbar architecture is
equal to the number of subsets (Fig. 2.12).
P artial crossbar architecture maximizes the use of the F PG A ’s logic capacity. T he delay for any
inter-FPG A connection is uniform and is equal to delay through one FPID . In this architecture,
th e size of FPID s increases only linearly as a fraction of the num ber of FPG A s. Also, since this
architecture is completely symmetrical, the m apping CAD tools can m ap a DUT into FB E in less
t im e . C o n s e q u e n tly , t h e p a r t ia l c r o s s b a r in t e r c o n n e c t is e c o n o m ic a l a n d fu lly s c a la b le . H o w e v e r , it

has some disadvantages too. First is the extra cost and size of m ultiple FPID s. And second, the
fact th a t direct connections between FPG A s for routing time critical signals are not available.
Large FB E systems (with hundreds of FPG A s) can not be interconnected through single layer
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Figure 2.13: Example of two-level hierarchical partial crossbar architecture.
of partial crossbar. Instead, the partial crossbar architecture can be applied recursively, in a hier
archical manner. T h at is, each set of FPG A s and FPID s, interconnected through partial crossbar
architecture, could be virtually considered as a very large FPG A. A group of such “ultra-F P G A s”
can be interconnected by a second level of FPID s, as shown in Fig. 2.13.
In the example shown in Fig. 2.13, if there is a net th a t m ust be routed from ’’F PG A 2” to
’’FPG A 7” , then th a t signal should pass through two F PID s at ’’Layer 1” and one F PID at ’’Layer
2” , imposing a total of 3 unit delays on th a t signal. This implies th a t the more hierarchy levels are
used for interconnection, more delays would be induced on the nets. B ut this delay is acceptable
because the size of flat partial crossbar cannot be scaled beyond a few tens of FPGAs.
D

H y b r id C o m p le te G r a p h P a r t i a l C ro s s b a r

T he latest research shows th a t a m ixture of

hardwired and program mable connections among FPG A s provides a superior routing architecture for
FBE systems. In this approach, a significant percentage of pins in each FPG A are connected using
hardwired, the remainder are connected using program m able connections. The hardwire connections
are usually used to route tim e critical nets, whereas other non-critical nets are routed through FPID s
(Fig. 2.14).
In hybrid complete graph partial cras.s6ar(HCGP) architecture, the key param eter, which affects
t h e d e g r e e o f r o u ta b ility , is t h e p e r c e n t a g e o f p r o g r a m m a b le c o n n e c t io n s P p w i t h r e s p e c t t o t h e t o t a l

num ber of interconnection (eq. 2.2-2.4). Results show th a t the ratio of 60 percent provides good
routability and speed [42].
Nt = N p + Nh

(2.2)

18

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

2. BACKGRO UN D AND PREVIOUS W O R K

Hardwire
Interconnections

FPGA 1

FPGA 2

'PH

FPGA 3

PI I

Programmable

Interconnections

Figure 2.14: Hybrid complete graph partial crossbar architecture
Pp = N p/ N t

(2.3)

Pp « 0.6

(2.4)

Where,
N p :Number of program mable connections
Nh :Number of hardwired connections
N t :Total Number of Connections
E

V ir tu a l W ire A r c h ite c tu r e

The logic capacity (determined by the num ber of logic elements)

of even the high end F PG A chips is not large enough to emulate even medium size digital IC designs.
Hence, FPG A -based logic em ulators m ust contain multiple FPG A s (tens to hundreds) so th a t they
could em ulate multi-million gate logiccircuits. Obviously, for such circuits, the design netlist m ust
be broken down in to smaller sub-circuits so th a t each sub-circuit could fit into single FPG A . The
process of breaking down a circuit netlist into smaller sub-circuits is referred to as partitioning.
Similarly, each sub-circuit is called a partition. After the circuit netlist is partitioned and m apped
into FPG A s, they will be connected to each other through FPG A I/O pins. For each I/O signal
belonging to a partition, one I/O pin will be utilized (Fig. 2.15). Since FPG A s have limited num ber
of I/O pins, th e sum of inputs and outputs of each partition can not exceed the num ber I/O pins in
one FPG A . Therefore, while partitioning a circuit amongst m ultiple FPG As, each partition should
satisfy two constraints:
1. Logic capacity constraint:
Num ber of logic elements in one partition< (Total number of logic elements in one FPG A )
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Figure 2.15: A genric view of non-time-multiplexed signals among two partitions.
2. P in constraint:
jVj + N 0 < Pt where,
N i -.Number of Input signals to partition
N 0 :Number of O utput signals from partition
Pt :Total number of FPG A I/O pins

In a paper by Landm an and Russo [46], it was empirically shown th a t the num ber of I/O pins
in a partition is a function of num ber of logic elements in th a t partition. Such relation is shown in
2.5 and it is referred to as “R e n t’s rule”.
Pt = k x L R

(2.5)

where,
L :Total num ber of logic elements
R :Rent’s constant (0.4 < R < 0.8)
k :average fan-in of logic elements
Empirical results show th a t, due to R ent’s rule, a great percentage of FPG A logic capacities in
conventional FBEs will remain underutilized. In worst cases it could be as high as 80%.
To overcome pin lim itations (expressed by R ent’s rule) and improve logic utilization in FPG A s,
researchers at M IT proposed the idea of Virtual Wires [2]. Unlike traditional architectures where
each interconnecting physical wire is assigned to one signal (net), in virtual wire architecture each
physical wire will transfer multiple signal values at different tim e slots. In other words multiple
signals will be “time-m ultiplexed” on the same physical wire (Fig. 2.16). M ultiple “o u tp u t” signals
can be sampled and stored inside “micro-registers” at the “source” partition. The content of these
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Figure 2.16: Generic view of V irtual Wire architecture
registers are then serially transferred to the “destination” partition. A single wire is used to transfer
th e serial values from the “source” partition into the “destination” partition. At the “destination”
partition the signal values are De-multiplexed using a set of serial receivers and a serial-to-parallel
converters. It should be m entioned th a t the sampling and transm ission of signal values takes place
during each design’s clock cycle.
V irtual wire-based architecture has a num ber of advantages over other architectures such as:
• It significantly improves logic utilization in FPG A s (some cases more th an 45%).
• Overcomes I/O pin constraints.
• Significantly reduces the num ber of FPG A s required in the FB E systems. Therefore virtual
wire-based emulators are much smaller and cheaper.
On the other hand virtual wire-based em ulators have a number of disadvantages too:
• E x tra control circuitry inside each F PG A is needed to tim e m ultiplex/de-m ultiplex signals on
a shared wire which imposes logic overhead in the circuit.
• Transferring signal values in tim e slots will cause delay in the signals. Therefore, em ulation
speed is reduced.
F

T im e -M u ltip le x e d F P G A A r c h ite c tu r e

In a different approach to improve logic u ti

liz a t io n in F P G A s , r e s e a r c h e r s h a v e p r o p o s e d a d y n a m ic a lly r e c o n fig u r a b le F P G A c a lle d

time-

multiplexed FPGA [64]. At any instance of time, a time-multiplexed F PG A has one “active” configuration
and eight “inactive” configurations. The configuration memory (also referred to as configuration
memory plane) is distributed over all logic elements and interconnecting switches within the FPG A
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Figure 2.17: Time-multiplexed F PG A configuration model.
chip which might contain 100,000 memory cells. Each configuration memory cell is backed up by
eight inactive configuration memory cells. W henever the FPG A is reconfigured, all the logic elements
and interconnecting switches are updated simultaneously through the contents of one configuration
memory plane (Fig. 2.17). In practice, inactive configuration bit-stream s might be stored in off-chip
memory banks which increases the FPG A reconfiguration delay.
After each and every reconfiguration, the output of each logic element inside the FPG A is also
stored in memory arrays called micro-registers. W ith 8 configuration planes, a micro-register should
contain an array of 8 x 1 memory cells. A general structure of a logic element in a time-multiplexed
FPG A is shown in Fig. 2.18.
In logic emulation mode, the tim e multiplexing capability of the F PG A is used to em ulate a
large design. The F PG A sequences through all configurations called micro-cycles. P artial results
after each micro-cycle (i. e. after one configuration of the device) will be saved in micro-registers
and passed to subsequent micro-cycles. One pass though all micro-cycles is equivalent to one DUT
clock cycle (also known as user cycle).
2 .2 .1 .3

E m u latin g L ogic D e sig n s on F B E s

So far we have explained different architectures used in the program m able hardw are section of FBEs.
Now we explain how a typical digital design can be em ulated on a generic FBE. To em ulate a logic
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Figure 2.18: General view of one logic element in a time-multiplexed FPG A.
design on an FBE, first, the m apping CAD tools translate the design netlist into a set of configuration
bit-stream s th a t can be used to configure (i. e. program) the FPG A s and FPIDs. Then, program ming
bit stream s are downloaded into all FPG A s and FPIDs. Once the FBE is configured it is ready to
em ulate the design. Through a set of run-tim e tools, designers can examine their designs and detect
possible errors. We will explain the details of the steps involved in future sections.

2.2.2

P rocessor-B ased Logic E m ulation System (P B E )

The second class of logic em ulators are Processor-Based Emulator System s (PBEs) [70]. F irst gen
erations of PBEs were introduced to the industry much before FBEs but they were only capable
of performing simulation acceleration and not in-circuit emulation. After the invention of FPG As,
most companies preferred using FBEs for design verification. However, shortly later on, due to ob
vious disadvantages of FBEs as well as introduction of custom IC design, PBEs were brought back
into spotlight. As of mid 90’s (until now) m ajor verification vendors have introduced large-scale
high-end P B E systems to the market[24].
A general misconception does exist among few engineers th a t needs to be addressed here. Some
people believe th a t PB E systems are just another kind of hardware-accelerated sim ulation engines
which is not correct. Here are some fundamental differences between PBEs and hardware-accelerated
simulators:
• PB Es contain a collection of application specific processors , called em ulation processors,
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which are optimized for emulating the functionality of logic circuits, as opposed to hardwareaccelerated machines in which generic processors are utilized.
• Hardware-accelerated sim ulators use software models of DUT components to sim ulate th e
functionality of the whole design, whereas, in PBEs, the DUT netlist is directly m apped into
hardware.
• Hardware-accelerated simulators can not be connected to targ et platform and their ou tp u t
appears, usually, in form of signal waveforms or d ata files, m onitored on w orkstation screens,
whereas, PB Es can actually be connected to the target hardware.
As it will be explained in forthcoming chapters, this research has introduced an easily im plementable
architecture for certain class of PBEs which has in fact created the required hardware platform for
developing software CAD tools. But, before explaining the proposed architecture, we will investigate
th e generic architectures used in PB Es in this section.
2 .2 .2 .1

A rch itectu re o f P B E s

In PB Es a collection of highly parallel hardware processors (e. g. tens to hundreds) are used to
em ulate the functional behavior of logic designs. The processors communicate w ith each other during
run-tim e though an interconnection network. Depending on the logic processors ’ architecture, PB E
systems could be very simple in structure or very complicated. However, roughly speaking, PB Es
can be classified in two categories:
1. PBEs with Homogeneous Architecture
2. PBEs with Heterogeneous Architecture
A

P B E s w ith H o m o g en eo u s A rch itectu re

In this architecture all logic processors (also

known as emulation processors) are identical in architecture (Fig. 2.19). Conventionally, each logic
processor is dedicated to em ulating the functionality of a single gate in the DUT. However, because
the processors are built using fast technologies, it is possible to use one processor to emulate m ultiple
gates at different tim e slots. The control processor works as a bridge between the host processor and
th e emulation hardware. The I/O processor establishes in-circuit connection between the em ulation
system and the target hardware. During the emulation process, logic processors transfer signal
values and other inform ation to each other.
Various emulation systems used in industry are developed based on the homogeneous architec
ture. Examples of such systems can be found in [29].
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Figure 2.19: General view of a Homogeneous P B E system
B

P B E s w ith H ete ro g en eo u s A rch itectu re

Unlike homogeneous architectures, heteroge

neous PBEs consist of a collection of non-identical processors (Fig. 2.20). Instead, each processor
is optimized to em ulate specific tasks or functions[12]. For instance, some processors could be opti
mized for performing arithm etic operations such as m ultiplication/devision while another processor
could em ulate memory operations.

2.2.3

Logic E m ulation S ystem s in Industry

We conclude this section by presenting examples of emulation systems used in industry th a t are
currently helping design engineers to perform functional verification at early stages of IC design.
An example of commercially available FB E system is VStationPRO from M entor Graphics™ [22].
It is based on the virtual wires architecture th a t can emulate designs consisting of up to 120 million
logic gates, at speeds ranging from 0.5-2MHz. Palladium system from Cadence™ [24] [38] is an
example of a processor-based logic emulation system. It has a logic capacity of up to 256 million
gates and emulation speeds ranging from 0.5 to 1MHz. It is not only a logic emulation system but also
can be configured to function as a simulation acceleration platform for various design applications,
offering simulation speed of 10000 times faster th an software-based simulation.
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2.3

C A D Flow for Logic E m ulation System s

So far we have discussed different hardware architectures used in logic em ulation systems. However,
it goes w ithout saying th a t w ithout a useful com puter-aided design (CAD) tool set, an emulation
system would be a completely useless piece of hardware. In this section, we briefly review design
m apping CAD tools used in logic emulation systems discussed so far to familiarize readers w ith basic
ideas involved in designing CAD tools for a logic emulation systems.

2.3.1

Introduction

Recall from 2.2 th a t logic emulation systems are usually connected to a host workstation on which
CAD tools are run. Generally speaking, an em ulation CAD tool is responsible for two m ajor tasks:
1. Mapping a logic design (DUT) into the logic emulation hardware, and
2. Controlling and supervising the operation of logic em ulator during run-tim e.
Consequently, CAD tools for logic emulation systems consist of two m ajor parts: design compiler and
run-tim e support tools. The run-tim e support tools are a collection of different front-end software
tools (such as graphical logic analyzer, waveform viewer, memory analyzer and etc.), which help the
users in debugging DUT easily and efficiently during the emulation process. The run-tim e support
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tools may differ significantly from one m anufacturer to another or even from one product to another.
Due to such high degree of architectural dependency, the run-tim e support tool will not be out of
the scope of this research. The main focus in this section will be the design compilation CAD tools.
By definition, an em ulation design compiler is a complex CAD system that efficiently translates
huge structural representations of the design-under-test into the target emulator architecture. In other
words, the design compiler software takes the netlist of the DUT and translates it in a way th a t it
could be m apped into the target emulation system, so th a t the functionality of the m apped netlist
would accurately im itate the functionality of the original design. Given the fact th a t today’s medium
size designs would contain hundreds of thousand logic gates, the m ost im portant agenda would be
th e speed and accuracy of the design compiler CAD tool. Obviously, a well designed em ulation CAD
tool would be the one th a t translate the DUT netlist to the target em ulation system more efficiently
in less time.
The main focus of this section of thesis is to introduce an efficient set of tools th a t can take a
large design netlist and m ap it to the proposed HEP-based logic em ulation engine. B ut before th at,
we are going to briefly review the contributions made so far by other researchers in the field.

2.3.2

C A D Flow for F B E s

At first, we will be examining the CAD tool flow of FPG A -based logic em ulation devices (FBEs).
To m ap a logic design into an FBE, the design netlist has to pass through several steps of design
compilation shown in Fig.2.21. The followings explain each step in further details:
• D e sig n E n t r y ; The first step is design entry, where the compiler accepts input design file(s)
specified in hardware description languages (HDLs), schematic netlists or any other proprietary
design entry tool. At the end a “raw” design netlist will be generated by the design entry tool.
• S y n t h e s i s : Design compilation begins by reading in the design file(s) and generating the gate
level logic netlist, which involves the transform ation of register-transfer level (RTL) specifica
tions to gate level netlist [37] [18]. This process usually results in a large hierarchical collection
of netlists. The compiler combines them into a non-hierarchical single-level (flattened) design
netlist file. If the design files are utilizing ASIC (Application-Specific Integrated Circuit) or
cell libraries, the design compiler expands the library elements to the fully prim itive level. At
the end of this stage, a large flattened gate-level netlist of the design-under-test is generated.
Also, at this stage nets which have to be connected to in-circuit cable pins, logic analyzer or
p attern generator channels are identified and m arked by the user.
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• T echnology M apping-. At this stage the technology m apping tools translate logic primitives
in the design file into F P G A ’s logic elements [17] [31].

For instance, if the F P G A ’s logic

elements only support 4-input LUTs then those logic gates inside the netlist w ith fan-in degree
greater than four are broken down into smaller logic gates supportable by F P G A ’s logic element
architecture. Similarly, small logic gates w ith fan-in degree less th an 4 will be grouped together
so th a t they could fit into logic elements. Also, technology mapping can autom atically generate
the FPG A logic block to em ulate particular memory configuration in the design netlist.
• P a r titio n in g : Next, the huge gate-level netlist has to be broken down into smaller chunks of
logic netlists so th a t each chunk could fit into one FPG A chip on the em ulation board. This
step is essentially needed for those FBEs which contain m ultiple low-capacity F PG A chips2.
This process is referred to as spatial partitioning, or simply, partitioning. The partitions are
evaluated and optimized according to different criteria like FPG A logic capacity (size), num ber
of I/O pins on FPG A s and tim ing/speed constraints. The goal of partitioning is to minimize
the num ber of utilized FPG A s, while observing the above constraints.
Almost all partitioners will take “multi-level-multi-way” partitioning approach to perform
partitioning on the design netlist. T hrough this process, first, the design netlist is partitioned
into a number of logic modules (LMs) th a t are usually equal to the num ber of boards available
in the emulator. Then each LM is partitioned into minimum possible num ber of FPG A chips.
To perform multi-level-multi-way partitioning, two classes of solutions have been introduced:
top-down techniques and bottom -up techniques. Two algorithms, m in-cut [30] [36] and ratiocut [68], belong to the top-down category th a t cut the whole design netlist recursively into
smaller and smaller partitions. Clustering techniques are used for bottom -up approach through
which partitions are built up out of tightly interconnected logic primitives [19] [52]. Commercial
partitioning tools use combination of both techniques alternatively to build the partitions.
Once the partitions are created, each partition is assigned to a single F PG A in the FBE.
On the other hand, those FB E systems in which time-multiplexed FPG A s or virtual wire
technology is used, hardware resources (such as FPG A logic elements or I/O pins) are shared
over time. In such systems, the DUT netlist has to be partitioned not only spatially but also
temporally. The tem poral partitioning algorithm s perform the partitioning operation on the
netlist so th a t delay overhead of sharing resources is minimized. In virtual wire-based emu
lation systems, where FPG A I/O pins are shared throughout time, the tem poral partitioning
2Such systems are also referred to as Multi-FPGA Systems (MFS)
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algorithms bundle up source-sink pairs in the netlist and assign unique tim e slot to each signal
value. The algorithms try to minimize the tim e delay in all signals to obtain greater emulation
speed [62]. In time-multiplexed FPG A -based emulation systems, the tem poral partitioning
algorithm will partition a technology-mapped netlist based on the precedence of logic elements
in netlist, so th a t those closest to the input signals are em ulated earliest and those closest to
outputs are em ulated last. T he algorithm s guarantee th a t no signal is em ulated earlier than
its fan-in signals while keeping the number of F PG A reconfiguration minimum [63].
• B o a rd L evel P la c e m e n t: Once the design is partitioned each partition m ust be assigned to
an FPG A among numerous FPG A s on the emulation hardware. The complexity of this step
is totally dependent on the interconnection architecture employed in the em ulation hardware.
For instance, those em ulators in which partial crossbar architecture is used, the interconnec
tion architecture is totally symmetrical. Consequently, any random board level placement is
acceptable. However, when the mesh architecture is used, placement becomes highly critical
for m aintaining the inter-FPG A connections as short as possible.
T he most well-known placement algorithm is simulated annealing [43] [58] which im itates the
annealing process in m olten m etals. Starting w ith a high-tem perature th e simulated annealing
algorithm generates a num ber of random placements of partitions among m ultiple FPG As. As
long as the new placements decrease the cost function(s) (i. e. routing cost, delay) th e new
placements would be accepted as valid placements. If the new placements increase the cost
function the algorithm still accepts them , but in a probabilistic m anner. If the new tem perature
gets below the “threshold tem perature” then the algorithm will stop and will accept th e last
placement configuration which generated the least cost value. This way th e algorithm avoids
getting trapped in the local minima. It is worth emphasizing th a t, ju st like partitioning, there
are no optimum solutions for placement problem achievable in polynomial time.
• I n te r - F P G A R o u tin g : The inter-FPG A router determines the routing p ath for each interF PG A net. The router could use direct connections between each F PG A pairs or it may
use interm ediate FPG A s and FPID s, depending upon the routing architecture used and wire
availability. The router tries to avoid or minimize the num ber of interm ediate F P G A s/F P ID s
used so th a t usage of routing resources as well as delay is minimized. It also tries to balance
the usage of routing resources to ensure routing completion.
• In tr a -F P G A P la c e m e n t a n d R o u tin g : At the next step, the compiler has to place each
logic partition into the assigned FPG A and perform routing of internal nets using internal
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routing resources of FPG A chips. The placement and routing tools for this purpose are usually
provided by FPG A vendors and m ay vary significantly depending on the internal architecture
of FPG A s [13]. However, the following four steps are common among all of them:
— Assigning each logic block in design netlist to a specific logic block in the target FPG A
(placement). The goal is to minimize to tal wiring length and critical path delays.
— Various FPG A placement algorithm s have been proposed such as [50] [47] [5] [49].
— Finding topological path of wires of each net in the chip. This process is referred to as
global routing. Global routing is performed based on graph search techniques guided by
channel or switch block density [9] [13] [6].
— Defining routing regions by breaking the areas around F PG A logic elements into channels
and switch boxes. Perform ing detailed routing (also known as channel routing) for each
region, one region at a tim e [9] [6].
In most algorithms mentioned above the main objectives are reducing wiring length as well as
reducing signal delays in the m apped netlist.
• Configuration Bit-Stream Generation: The last step in the design compilation flow is th e gen
eration of the configuration bit stream for each FPG A which would be eventually downloaded
into FPGAs.
Once the configuration bit-stream is downloaded into the FB E hardware, the DUT is ready to be
emulated.
It is worth emphasizing th at, despite the fact th a t the CAD flow is presented sequentially, in
th e real world, CAD tools might iterate several times through different steps to obtain near optimal
results. Also, for the sake of simplicity, some interm ediate steps such as design rule checking (DRC)
and clock tree analysis are not illustrated here. Commercial CAD tools might run the CAD tool on
multi-processor platforms to reduce the com pilation time.
Most im portantly, partitioning placement and routing are well known examples of NP-hard prob
lems, for which there are no algorithm s available th a t can produce optim al results in polynomial tim e
[59]. Instead heuristic techniques are used, which usually provide acceptable near-optim al solutions
w ithin a reasonable am ount o f tim e. H owever, th e design com p ilation tim e is q u ite d ep en dent on

the size of design netlist. Consequently, in comparison with PB E CAD tools, design compilation
under FB E CAD tools is relatively more tim e consuming and less predictable3.
3Hence, it takes significantly more time to make “what-if” changes in DUT, if it were emulated using FBE.
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2.3.3

C A D Flow for P B E s

As it was m entioned earlier, a typical P B E system contains a collection of highly parallel processors
th at, together, they emulate the functionality of DUT. Just like FB E systems, PB Es should be
accompanied by a set of CAD tools th a t autom atically “translate” the D U T ’s netlist into PB E
hardware for emulation purpose. P B E ’s CAD tools take the design netlist through a series of steps
to compile. At the end of compilation a set of executable binary codes will be generated for each
emulation processor in the target PB E hardware. Once executable codes are generated, they will
be downloaded into the “program memory” associated with each processor. Each processor will
execute a unique emulation program.
The design compilation flow for PB E systems is similar to th a t of FBE system, w ith some minor
differences. In fact, the algorithm s involved in design compilation for PB E systems are relatively
simpler and less complicated. A typical design compilation flow for PB Es is shown in Fig. 2.22. The
detail of activities at each step is as follows:
• Design E ntry and Synthesis: these two steps are more or less identical to those in FB E CAD
tool. At the design entry step, the compiler accepts input design file(s) specified in hardw are
description languages (HDLs), schematic netlists or any other proprietary design entry tool.
The synthesis tool will generate a large flattened gate-level netlist of the design-under-test.
• Technology Mapping: Next, the gate-level netlist is mapped into logic primitives which are
recognizable by the em ulation processors architecture. Hence the result of this step m ay vary
significantly from one PB E to another.
• Spatial and tem poral partitioning: At this stage, DUT netlist is divided into smaller sections
so th a t once an emulation program is generated for each partition, the program could fit into
the “control memory” of the associated em ulation processor. The PB E partitioning tool will
perform the partitioning process based on the processing capacity of each em ulation processor
within the network, or in other words processor’s granularity4. The partitions are then tem 
porally arranged based on their precedence in the circuit. Such process may also be referred
to as scheduling. Temporal partitioning tools determines the sequence of execution for each
emulation program. The objective of scheduling algorithm is to balance the processors’ work
load by evenly distributing tasks among different processors and maximizing em ulation speed
by profiling inter-processor connection.
4As opposed to PBEs, in FBE CAD tools the main constraint for partitioning is FPGA logic capacity versus
available I/O pins while minimizing delay.
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• Em ulation Program Generation: The last stage is to generate the instruction words (i. e. op
code) for each processor. The instructions will be eventually downloaded to the control mem
ories of processors. After downloading the control program s the em ulation hardware is ready
to emulate the DUT.
Few notes about the CAD tool flow mentioned above would be in order: F irst, it should be em pha
sized th a t design compilation steps listed above m ay not appear in all PB E systems because these
systems are quite diverse w ith respect to their architecture. In some cases m ore/less steps for design
compilation might be needed. Second, technology mapping tools in PBEs might be very complex
based on the granularity of em ulation processor. For example in, heterogeneous architectures (see
B) the technology mapping tool has to be able to autom atically identify functionality of each submodule (such as adders/m ultipliers, memories, counters/shift registers etc.) in the netlist and then
assign/m ap each submodule to its corresponding em ulation processor. Such capability might require
technology mapping tools to contain comprehensive set of libraries for all functional submodules or
have profiling capabilities to identify each submodule in the D U T ’s netlist. Obviously, this increases
th e complexity of CAD tool quite extensively. Exam ples of such tools can be found in [29] although
the authors have not explained details of their CAD tools. Third, in some cases the order of spatial
and tem poral partitioning might be reversed where seemed appropriate. Based on the above facts,
it is evident th a t in order to prove the efficiency of the proposed H EP-based logic em ulation engine,
we need to introduce the accompanying set of CAD tools th a t autom atically translate the DUT
netlist to the target em ulation engine. In the next chapter of this thesis we are going to introduce
th e proposed set of tools as well as their sequential flow.
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C h a p ter 3

A rch itectu re o f H y b rid E m u la tio n
P r o c e sso r (H E P )

This chapter introduces a new class of processor-based logic em ulations systems (PBE) th a t are easily
im plementable in FPGAs. The new emulation system is referred to as hybrid emulation system. The
basic building blocks of the proposed architecture are Hybrid Emulation Processors (HEP) which is
described in details in this chapter. The architecture of th e H EP processor has few similarities with
the architecture explained in [29]. However there are fundam ental differences th a t will be explain
when appropriate. The information presented in this chapter will also help readers to understand
the software considerations for mapping CAD tools presented in future chapters.

3.1

Top-Level O rganization th e E m ulation Engine

The proposed logic em ulation system consists of an array of 64 identical processors referred to as
Hybrid Emulation Processor(H EP). The processors can transm it and receive d ata through an inter
connection network. All the processors execute their local program in parallel. A global sequencer (or
Program Counter), whose value is shared by all 64 processors, causes the processors to step through
their emulation program in synchronism. Such embodim ent consisting of processors, interconnect
network and global sequencer is called an emulation module. The block diagram of an em ulation
module is shown in Fig. 3.1.
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Figure 3.1: Block diagram of an emulation module

3.2

H ow a Logic D esign is Em ulated?

Before moving on to details about the internal architecture of the proposed emulation system, it is
appropriate to give the big picture on how a typical logic design can be emulated on this engine.
Before em ulation starts an em ulation CAD tool translates, m aps and partitions the design-undertest into logical clusters. For each cluster, a control program consisting of a set of control words
is constructed for a specific em ulation processor. Individual em ulation control programs are then
loaded into embedded control memory associated w ith each processor prior to emulation. During
emulation, the emulation processors execute control words from their respective control program s
in synchronism via step values provided by the program counter. A complete sequence of steps
corresponds to traversing all logic paths starting from the inputs towards the outputs within the
DUT. It should be emphasized th a t each processor executes its unique program to em ulate its
assigned logic cluster. Due to the fact th a t the logic within clusters should be able to interact
w ith each other, therefore the processors need to have the ability to transm it and receive d ata
to /from each other. The communication among the processors is provided through the non-blocking
interconnection network consisting of sixty four 64-input multiplexers (MUX).
In the following sections the internal structure of each part in the em ulation engine is described
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Figure 3.2: Internal structure of H EP Processor.
as well as their functionality.

3.3

Structure o f H ybrid E m ulation Processor

The emulation engine contains 64 identical H EP processors. The hybrid em ulation processor (HEP)
is a basic building block of the emulation engine. The internal structure of the processor is shown in
Figure 3.2. At the heart of each processor there is a reconfigurable 4-input look-up table (LUT) th a t
can implement any logic function of four inputs. A /c-input LUT, can implement 22> logic functions.
Given the fact th a t in this architecture k = 4, H EP processor can implement any of 65536 possible
logic functions at each step 1. The processor’s prim ary function is to execute 4-input logical function
and produce a “function bit-out” during each step of the sequencer. Figure 3.3 exemplifies how the
logic function (F) of four inputs (A,B,C and D) is implemented using a 4-input LUT.
of LUT in

th e

emulation

p r o c e s s o r c e r t a in ly e n a b le s

the

Presence

p r o c e s s o r t o e m u la t e a n y c o m b in a t io n a l

logic consisting of 1-4 inputs. On the other hand, to enable a processor to em ulate sequential logic,
two memory arrays are implemented to store logic values: Local Data EAM (LDR) and Input Data
xA s opposed to [29] in which

k=

3.
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Figure 3.3: Exam ple of implementing function F in a 4-input LUT.
R A M )(ID K ). To implement a logic function, the “select” inputs to the 4-input LUT can receive
any value from either of two memory arrays. Hence, an alternative to processors’ logic function is a
memory operation th a t stores/retrieves binary values to/from these memory arrays.
Embedding memory modules within each processor has created an architectural superiority over
other emulation engines as well. Given the fact th a t, m ost of the to d ay ’s logic circuits have some sort
of built-in “memory” , th a t stores binary inform ation for processing (e. g. System-On-Chip modules
have various memories, registers and buffers), embedded memory modules within each processor can
be used to emulate various memory-related operations in DUT.
Each processor can produce one-bit output at each step. Based on the above scheme the resulting
function bit out may correspond to:
• a com binatorial logic output corresponding to a combinatorial logic cluster in the DUT
• register output in the DUT
• single-bit value read from a cell in a memory array
Additional common operations performed by the processor during the emulation steps include storing
the function bit out for subsequent use by the processor inside the Local D ata
capturing and storing external (to the processor) d ata from other

R am (LDR) and

processors inside

Input D ata

Ram (IDR).
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Each processor contains two sets of “program ” memories referred to as Right Control M emory
and Left Control Memory. The left and right control memories hold a unique program created by
the em ulation CAD tool for each processor. The LDR and ID R hold d ata previously generated and
are addressed by fields in a corresponding right control word to locate (fetch) four binary bits for
input to the LUT.
All the processors step through their program memories, while all share the value in the program
counter (sequencer register). During each step of the sequencer an H EP processor emulates either a
four input logic function, a memory array access or simply nothing (i. e. No-Operation) according to
the instruction read from the program memories. Different fields in the left and right control words
determ ine the type of operation as well as controlling the “d ata flow” within the processor.

3.4

Instruction Set A rchitecture of H E P

Unlike generic processors th a t usually have a large set of instructions, the H EP processor realizes
only four instructions2. The combination of these four instructions constitute emulation programs
which control the hardware emulation process on each H EP processor. As it is depicted in Figure 3.2
each instruction consists of two control words which are stored in Left and Right Control Memories
respectively. The H EP instructions are:
1. L U T O P : Refers to “LUT O peration” . The LU TO P instruction em ulates a com binatorial logic
functions of 1-4 inputs. Different fields of this instruction is shown in Fig. 3.4. The two most
significant bits (MSB) (i. e. bits 17:16) of the left control word identifies the op-code (in this
case = “01” ). The remaining 16 bits in the left control word (i. e. bits 15:0) is the value which
is loaded into the logic function table inside the 4-input LUT. The logic function is em ulated
by forming an address from four d ata bits retrieved from LDR an d /o r IDR. The location of
these four bits inside the LDR and ID R memory spaces are specified in the right control word.
Each address is 7 bits long which in Fig. 3.4 are labeled as “O perand Address A” (bits 6:0),
“O perand Address B” (bits 7:13), “O perand Address C” (bits 14:20) and “O perand Address
D” (bits 21:27). Four bits within the “source” field in right control word (bits 28:31) are used
to configure the d a ta path within the H EP processor to select between LDR and ID R as the
s o u r c e fo r fe tc h in g fo u r o p e r a n d s . F o r in s t a n c e , i f b it 2 8 is “0 ” t h e n o p e r a n d “A ” is fe tc h e d

from LDR otherwise the value is fetched from IDR. The six bits of the “Node Address” in the
right control word (bits 32:37) are used to select the single bit input to H EP processor from
2Instruction set of processors in [29] consists of only two instructions.
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Figure 3.5: Fields of RAM REF instruction
any of the 64 processors in the emulation engine. This address is applied to the associated
64-input multiplexer (switch) to select a “bit-out” from one of the 64 processors in the engine.
The selected processor bit-out is received as a processor bit-in signal and is stored in the IDR.

2. R A M R E F : Refers to “RAM Referencing” . The RAM REF instruction performs a memory
access operation on either LDR or IDR. The instruction will read single bit value from RAM
memories and presents it as the processor’s bit-out. Figure 3.5 shows different fields of this
instruction. The two most significant bits in the left control word (bits 16:17) indicates the
opcode ( = “11” ). The 7-bit address of the value th a t has to be fetched from LDR or IDR is
presented in the least significant bits of the right control word (bits 0:6). A single “source”
bit in the right control word (bit 28) specifies whether the value should be fetched from LDR
or IDR (if the source bit = “1” then the value is fetched from IDR). T he six m ost significant
bits in the right control word (bits 32:37) specify the “Node Address” which was discussed in
“L U T O P ” in s t r u c t io n .

3. R O M R E F : Refers to “ROM Referencing” . The ROM REF instruction reads one bit value from
the “Right C ontrol Memory” and presents it as the processor’s output (i. e. bit-out). This
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instruction is m ainly used when static binary values are needed for the em ulation process.
It is worth mentioning th a t, since the content of both Left and Right Control memories is
loaded only once during the initialization of emulation engine, the binary values stored in
these memories can be used to represent static data. Figure3.6 shows different fields of this
instruction. The two m ost significant bits in the left control word (bits 16:17) represent the
opcode ( = “10” ). Seven least significant bits in the left control word (bits 0:6) contain the
address of the location in the right control memory where the value m ust be read from. The
value th a t is read from the right control memory is a 16-bit binary value from which only
one bit is desirable. The 16-bit value fetched from the right control word is high-lighted in
Figure3.6 as the lower 16 bits in the “Right Control W ord(2)” . To address a single bit among 16
bits, a 4-bit “bit-address” field in the left control word (bits 7:10) is used. Six m ost significant
bits in the right control word (1) (bits 32:37) constitute the “Node Address” field. For further
information about this field please refer to descriptions of LU TO P instruction.
4. N O P : Refers to “No-O peration” . The NOP instruction does exactly w hat is says so: it

does nothing at all. Such instruction causes the processor to slack (stall) for the duration of
one instruction, during which it stores necessary d ata received from other processors. Such
instruction is usually needed when one processor requires multiple inputs produced by other
processors all the same time. In th a t case the processor should “w ait” for other processors to
produce the input values. Different fields of NOP instruction is shown in Figure 3.7. The two
most significant bits in the left control word (bits 16:17) indicate the op-code value for this
instruction ( = “00” ). Six most significant bits of the right control word (bits 32:37) contain
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the “Node Address” (see descriptions of “LU TO P” instruction for further details about “Node
Address” ). It is worth emphasizing th a t although the N O P instruction has no functional
significance except for the fact th a t it still uses “Node Address” to select one of the 64 processors
in the engine and latch the in-coming d ata from the selected processor.
It is worth emphasizing th a t an H EP processor, unlike other processors, does not recognize any type
of “jum p” or “conditional statem ent” instructions. The processor simply executes all the instructions
one by one until it is halted by the emulation supervisory unit.

3.5

Central Control U n it o f H E P

From the m athem atical point of view a digital processor, in this case HEP, is a Turing machine
with finite number of “states” . Hence, all digital processors contain a central control unit th a t
implements a Finite State M achine(FSM) th a t takes the processor, step-by-step, through a series
of activities or states. Being no exception to this rule, the HEP processor contains a central control
unit th a t traverses a finite state machine, symbolically shown in Figure 3.8. By traversing the FSM,
th e control unit supervises the flow of d ata inside the processor. In other words the FSM determ ines
w hat kind of activities or events take place inside the processor during an instruction cycle.
Due to the fact th a t an H EP processor has only four types of instructions, the instruction cycle
is less sophisticated th an those in general purpose processors. In nutshell, during one instruction
cycle, the processor fetches one instruction word from both Left and Right Control memories, where
th e “Program Counter Register” is pointing at. The instruction is then decoded and executed. The
o u t p u t p r o d u c e d b y a p r o c e s s o r is a s in g le b it v a lu e w h ic h a p p e a r s o n t h e p r o c e s s o r ’s “N o d e B i t - o u t ”

pin3. A copy of the output value is also stored in the Local D ata RAM (LDR) memory within the
processor for future references. The location where the output value is stored inside LDR is again
3T he only exception to this rule is the “N O P ” instruction which does not produce a new output.

42

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

3. ARCH ITECTURE OF HYBRID EMULATION PROCESSOR (HEP)

provided by the program counter register. Also, during each instruction, a processor will receive
a single bit input from one of the sixty four processors inside the em ulation engine. The received
input is autom atically stored inside Input Data A AM (IDR), where Program Counter points to.
In Figure3.8 each state has been assigned a unique two-digit state num ber which appears inside
each state box.Details of activities taking place at each state of instruction cycle is explained below.

1. S ta te “0 0 ” : This state initiates the fetching of instruction words from Left and Right Control
Memories. The “R ead” signals to both memories are asserted (active “High” ). The address
of the instruction is provided by the global sequencer (Program Counter Register) and is
placed on the address bus. The control words read from both control memories are stored into
processor’s Left Control Register and Right Control Register respectively. Once the control
words are read into the registers, the instruction is immediately decoded. Based on the type
of the instruction, the control unit may jum p to one of four possible states (i. e. “S tate 11” ,
“State21” , “State 31” or “State 41” ) in the next H EP clock cycle.
2. S ta te “11” : By this state, the processor has identified (decoded) th a t the instruction to be
executed is a LU TO P instruction. The six-bit “Node Address” is extracted from the right
control word (bits 32:37) and applied to the 64-input MUX to select the single input bit to the
processor among 64 inputs (see 3.4). The logic function table of the 4-input LUT is updated
w ith a 16 bit value stored in the left control word. The location address of the first operand
to the 4-input LUT is extracted from the right control word ( “O perand Address A” ) and
applied to the address busses of both LDR and IDR. The respective “Read” signals to LDR
and ID R are asserted. B it 28 of the left control word selects either LDR or ID R as the source
for “Operand A” . Consequently, at the end of this state the first input to the 4-input LUT is
fetched from the memory.
3. S ta te “12” : At this state the location address for the second input

to

the 4-input LUT

(i. e. “Operand Address B” ) is extracted from left control word and placed on LDR and IDR
address busses. Also, bit 29 of the left control word selects either LDR or IDR as the source
for “O perand B” . At the end of this state th e value of “O perand B” is fetched from either of
the memories.
4. S ta te “13” : At this state the location address for the third input to the 4-input LUT
(i. e. “O perand Address C” ) is extracted from left control word and placed on LDR and
ID R address busses. Also, bit 30 of the left control word selects either LDR or IDR as the
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source for “O perand C” . At the end of this state the value of “O perand C” is fetched from
either of the memories.
5. S ta te “14” : At this state th e location address for the fourth input to the 4-input LUT
(i. e. “O perand Address D” ) is extracted from left control word and placed on LDR and IDR
address busses. Also, bit 31 of the left control word selects either LDR or ID R as the source
for “O perand D” . At the end of this state the value of “O perand D” is fetched from either of
the memories.
6. S ta te “15” : By the end of “State 14” all four operands to the 4-input LUT are fetched
from d ata memories. These four operands construct a 4-bit address to the 4-input LUT (see
Fig. 3.3). Hence, at the beginning of State 15, the “Read” signals to d ata memories are
disactivated, m arking the end of the operand read cycle. During State 15 the 4-input LUT
generates one-bit value as an output. The output of the LUT is stored in a tem porary buffer
within the HEP processor and will be stored in LDR later at “S tate 17” . Also, each HEP
processor will receive one input bit from one of the 64 processors. The received bit m ust be
stored in the IDR memory. The location inside IDR where the input bit m ust be stored at
is addressed by the current value of Program Counter Register. Therefore, at this state the
value of program counter register is placed on the address bus of IDR. Also, the “W rite” signal
to ID R memory is activated. At the end of this state processor’s “bit-in” is latched (written)
into IDR.
7. S ta te “16” : At this state, write cycle to ID R is term inated.

The output of the LUT is

transferred from the tem porary storage to the internal d ata bus of the processor so th a t, on
the next state, it would be stored inside the LDR memory.
8. S t a t e “17” : At this state, the o utput of LUT appears on the “Node Bit O u t” pin of the
processor. This value m ust also be stored inside LDR memory where value of Program Counter
Register is pointing to. Hence, the content of program counter is placed on LD R ’s address bus
and the memory’s “W rite” signal is activated. At the end of this state, the output of LUT is
stored in LDR. Also, Program Counter Register is autom atically incremented by one.
9. S ta t e “ 18” : At this state the, LD R ’s w rite cycle is term inated w hich, in fact, m arks th e end
of execution cycle of one LU TO P instruction. At the end of this state, the processor jum ps
back to State “00” which initiates fetching of the next instruction in control memories.
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10. S ta te “2 1 ” : The controller jum ps to this state if the new instruction happens to be a “RAM
R E F ” instruction (see 3.4). The function of RAM REF instruction is to retrieve one bit value
from either LDR or IDR memory arrays. Seven bits within the right control word (bits 0:6)
provide the address of the location where the desired value is stored. Hence, this address is
applied to the address bus of both d ata memories (LDR and IDR). Then “Read” signals to
both memories are asserted (activated). The “source” bit in the right control word (bit 28)
specifies the LDR or IDR as the supplier. At the end of this state a single bit value is fetched
from one of the d ata memories. Also, at this state, the six-bit “Node Address” is extracted
from the right control word (bits 32:37) and applied to the 64-input MUX to select the input
bit to the processor among 64 inputs.
11. S ta te “22” : At this state the value th a t was fetched from either of d ata memories during
S tate “21” , is latched within a tem porary storage inside the processor.
12. S ta te “23” : At this state the “Read” signals to both d ata memories are disactivated which
m arks th e end of memory read cycle. Also, the input bit to the processor which was selected
during State “21” has to be latched inside IDR. Hence, the address where th e input bit has to
be stored inside ID R is provided by Program Counter Register and applied to ID R ’s address
bus. Then the “W rite” signal to ID R is activated and input bit to the processor is stored inside
IDR. At the end of this state the Program Counter Register will be autom atically incremented
by one.
13. S ta te “24” : At this state the “W rite” signal to ID R memory is disactivated to m ark th e end
of the d ata memory write cycle. Also, the single-bit value th a t was previously fetched from
either of d ata memories (LD R/ID R) during State “21” is transferred to the outp u t pin of the
processor (i. e. “Node Bit O ut” ). This value would be the outp u t value of the processor at
the end of the RAM REF instruction. At the end of this state the controller will jum p back to
S tate “00” to initiate fetching of the next instruction.
14. S ta te “3 1 ” : T he controller jum ps to this state if the new instruction happens to be “ROM
R E F ” instruction (see 3.4). The function of ROM REF instruction is to retrieve one bit static
value from right control memory. To perform this operation, ROM REF instruction will need
to fetch a second word from th e right control m em ory. T herefore, at th e b eginning o f th is

state, the address of location where the second word is stored, will be extracted from the seven
least significant bits of the left control word and applied to the address bus of the right control
memory. At the end of this state a 16 bit value is fetched from the right control memory.
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15. S ta te “3 2 ” : Among the 16 bits fetched from the right control memory at S tate “31” , only
one bit is desirable. To extract the bit value, the 16 bit value is loaded into the logic function
table of the 4-input LUT. Four bits in the left control word (bits 7:10), also referred to as
“bit address” are used as the input address to the 4-input LUT. Once the four bit address is
applied, the LUT will extract one bit among the 16 bit value. At th e end of this state the
extracted bit value will be stored in a tem porary register inside the processor.
16. S ta te “ 3 3 ” : In this state the processor will select one input among all 64 inputs to the
processor. The processor input m ust be stored in IDR memory. Therefore, at this state the
location where the input bit has to be stored at inside the ID R will be provided by Program
Counter Register. The “W rite” signal to ID R is also activated. At the end of this state the
“Node Bit-in” is stored inside ID R memory.
17. S ta te “ 3 4 ” : At this state the single bit value, which was extracted from the right control
memory during the state “32” , will be transferred to output pin of the processor ( “Node
B it-out” ). Also, a copy of th a t bit has to be stored inside LDR memory for future references.
Hence, the address of the location where th a t value has to be stored is provided by the Program
Counter register and placed on the address bus of the LDR. Subsequently, the “W rite” signal
to LDR is activated. At the end of this state the single bit value retrieved by the ROM REF
instruction is stored in LDR memory.
18. S ta t e “3 5 ” : This state m arks the end of the processor’s write cycle. The Program Counter
Register is incremented by one. At the end of this state the processor will jum p back to State
“00” to initiate the fetching if the next instruction.
19. S ta te “4 1 ” : The controller jum ps to this state if the new instruction happens to be “N O P ”
instruction (see 3.4). The NOP instruction performs no significant function. It causes the
processor to delay for one instruction cycle. The only activity th a t takes place during this
instruction is th a t the processor receives a single input bit from one of the 64 processors and
stores the value inside the IDR memory. To perform th at, six-bit “Node Address” is extracted
from the right control word (bits 32:37) and applied to the 64-input MUX to select the input
bit to th e processor.
20. S ta t e “4 2 ” : The location where the input bit has to be stored inside IDR memory is provided
by Program Counter register and is applied to address bus of ID R memory. The “W rite” signal
to IDR is activated at this state. By the end of this state the input value is stored inside the
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ID R memory.
21. S ta te “4 3 ” : This state m arks the end of m em ory’s write cycle as well as the processor’s
instruction cycle. At the end of this state the processor returns to S tate “00” to initiate
another instruction cycle.
Although there are to tal num ber of 21 states shown in control u n it’s FSM, we have m anaged to
“combine” all the states in to only 9 states during implementation. Also, we have used “one-hot”
encoding technique to further simplify the structure of H EP processor. Consequently, the longest
path, from the start of the FSM towards the end, consists of total of 9 states. Given the fact th a t
each state takes one clock cycle to finish, maximum instruction execution tim e in an H EP processor
is 9 x Tciock, where Tc[oci~ is the period of processor’s clock signal.

3.6

Control M em ory of H EP

An H EP processor contains two memory arrays which, together, store the em ulation program as
signed to each processor.

These memories are referred to as Left and Right Control memories

(Fig. 3.9). Each control memory stores 128 control words, executed sequentially and repetitively
under the control of program counter (global sequencer) register. Each revolution of the program
counter from zero to a predeterm ined m aximum value(< 127) corresponds to one design p ath clock
cycle in DUT. A left control word and a right control word in the control memories are simultaneously
selected during each instruction cycle.
Each instruction word in the left control memory consists of 18 bits. The two m ost significant
bits in the left control word always (bits 16:17) indicate the instruction op-code (for details about
each field of left control word please refer to3.4). The functionality of remaining bits in th e left
control word (bits 0:15) depends on the type of the instruction. T he left control memory is always
addressed directly by the step value inside the program counter register. Each instruction word
in the right control memory consists of 38 bits th at, depending on the instruction type, might be
interpreted differently (for details about each field of right control word please refer to 3.4). The
right control memory is usually addressed by the step value inside the program counter register
unless the “ROM REF” instruction is being executed. In such case, contents of the right control
memory are interpreted as static d ata in the em ulated memory array and is addressed by the value
extracted from left control word. Accordingly, any of the right control words m ay be addressed
during any step of the sequencer and only the left control words are sequentially addressed by the
program counter register.
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Figure 3.9: H E P ’s Control Memory structure.
The contents of both Left and Right C ontrol memories are uploaded only once during the initial
ization of the emulation engine. During this tim e all the processors will be halted and no operation
will take place. Therefore, both control memories have additional address and d ata busses for down
loading binary information in to them . These ports are m anaged by the an external “Download
M anager Module” within the em ulation engine. Once downloading bitstream s into control memo
ries is finished, the download m anager reset all the H EP processors in the em ulation engine and the
processors sta rt the em ulation process synchronously.

3.7

D ata M em ory of H E P

Each HEP processor has two 128-by-l bit memories for d ata storage. These d ata memories are
referred to as Local Data /M M (LDR) and Input Data R A M (IDR). The LDR memory stores a copy
of the the outp u t bit generated by the processor after executing each instruction. The ID R memory,
on the other hand, stores the single bit value th a t a processor receives from one of the 64 processors
in the emulation engine during each and every instruction execution. The w rite address to both d ata
memories is always provided by the step value stored inside the program counter register (global
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Figure 3.10: H E P ’s D ata Memory structure.
sequencer). The read address to d ata memories is provided by fields inside the right control word
of each instruction. Figure 3.10 shows the block diagram of d ata memories inside each processor. It
is w orth mentioning th at, the IDR memory is w ritten to during every instruction cycle. The LDR
memory is w ritten to during ever instruction cycle, except for “RAM REF” instruction.

3.8

In p u t/O u tp u t Ports of H EP

An H EP processor generates a single bit outp u t after executing each instruction. The processor’s
ou tp ut appears on the “Node B it-out” pin which is connected to the em ulation engine interconnect
network. An emulation engine contains sixty four H EP processors. An o utput pin of one processor
is connected to the input of all other 63 processors inside the emulation engine. Evidently, such
interconnection network would enable each processor to receive its input, one bit at a time, from
any other processor inside the emulation engine-1. As it is shown in Figure 3.11 all 64 inputs to one
4In reality, the output of one processor is also provided as the sixty fourth input to the sam e processor to make the
architecture more symmetric. T hat means, that each processor can also accept an input from itself as well. However,
in this embodim ent such functionality is never used.
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Figure 3.11: H E P ’s In p u t/O u tp u t structure.
processor are connected to a 64-by-l multiplexer. The single input bit to one processor (i. e. “Node
Bit-in” ) has to be selected by the same processor among all 64 inputs5. To do th a t, the processor
needs a six-bit address. Six most significant bits of the instruction’s right control word (bits 32:37)
provides such address to the 64-by-l MUX (for further details please refer to section 3.4). It should
be emphasized th a t the input bit to a processor is always stored inside the ID R memory during
every instruction cycle.

3.9

H E P ’s Program C ounter R egister (Global Sequencer)

As it was m entioned earlier in this chapter, all sixty four processors inside the em ulation engine, al
though they execute their unique em ulation program , they all step through their em ulation program
in synchronism. Consequently, an em ulation engine should contain a Global Sequencer th a t helps
all the processors to step through their program . The step value provided by th e global sequencer
is identical to all the processors. This value could be between zero and 127 (total of 128 steps).
5T he processors described in [29] are connected to 3 adjacent processors through a mesh interconnect. Hence, each
processor can receive 3 inputs simultaneously.
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Figure 3.12: H E P ’s Program Counter (Global Sequencer).

However, in reality, due to the fact th a t the global sequencer’s output has to be fanned out to 64
processors, we decided to “localize” the global sequencer inside each H EP processor. Therefore a
global sequencer has now become the Program Counter Register within an H EP processor. B ut it
has to be emphasized th a t at each instant of tim e during the emulation, the values stored in all
program counter registers are equal. Since each processor can only execute to tal of 128 instructions,
th e Program Counter Register is a seven-bit long. T he program counter is incremented every 9 clock
pulses of system clock (Figure 3.12). The reset signal causes th e program counter to initialize to
zero.

3.10

A dditional Signal P in s o f H EP

The physical pin-out mapping of an H EP processor is shown in Figure 3.13. Each processor, being a
synchronous machine, has an input Clock signal. The clock signal is identical to all H EP processors
in the engine and, as we will see in future chapter, is referred to as system clock. The Reset signal
to each processor is activated only once at the beginning of the em ulation operation. Upon the
activation of reset signal the program counter register is reset to “0” and all the processors will sta rt
executing instructions starting at address zero.
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C h a p ter 4

I m p le m e n ta tio n o f H y b r id E m u la tio n
P r o c e s so r on F P G A

In section the architecture of H EP emulation processor was described. In this chapter we present th e
results of simulation, synthesis and im plementation of H EP-base em ulation engine on X ilinx™ VirtexII and Virtex-4 FPG A devices. Also, a brief overview of other processor-based emulation systems
th a t are being used in academ ia is presented. Finally, we compare the proposed architecture with
other em ulation systems based on size, logic capacity, speed and im plem entation platform.

4.1

Introduction

Until the mid 1990s, large scale digital circuits were functionally verified using software sim ulators
and implemented using Application-Specific Integrated Circuits (ASIC). However, w ith the intro
duction of large capacity FPG A s, there has been a shift towards reconfigurable computing for verifi
cation and implementation. The fine-grained parallelism in FPG A s coupled with the inherent d ata
parallelism found in many circuit simulation applications, have made reconfigurable com puting an
encouraging alternative th a t offers a compromise between performance of fixed-functionality hard
ware and flexibility of software-programmable devices. As opposed to general purpose processors,
FPG A s allow non-standard word-length sizes and fully parallel processing, which can significantly
improve throughput (e. g. one to four orders of m agnitude) with only a reasonable penalty in term s
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Figure 4.1: Generic architecture of H EP-based em ulation engine
of im plementation area (3 — 4 x ) [44]. Additionally, using FPG A s can offer rapid prototyping of
emulation engines in much less time. Using FPG A s for rapid prototyping usually reduces the de
velopment tim e by half. Also, unlike ASICs, FPG A s provide relatively flexible visibility into the
design-under-development. Last, but certainly not least, is the price factor. The logic em ulation
systems th a t use proprietary ASIC emulation processors could be much more expensive th an those
using off-the-shelf F PG A modules. Based on the above facts, FPG A devices were selected as the
targ et platform to implement the proposed HEP-based em ulation engine.

4.2

D esign Specifications for H E P-based Em ulation Engine

T he generic architecture of the proposed emulation engine is shown in Figure4.1. The engine consists
of the following modules:
1. Sixty four HEP processors and the interconnection network
2. Target System I/O Interface
3. Download M anager Module (DMM)
4. Signal Trap Module
The heart of the engine consists of 64 H EP processors th a t communicate through a time-multiplexed
interconnection network. This module is in fact the target platform for the developed CAD tool,
which will be discussed in later chapters.
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Figure 4.2: Example of Signal Trap circuitry.
The “target system I/O interface” module connects the em ulation engine to the target system
where the DUT will be eventually mounted. The m ain task of I/O interface module is to acquire
signal samples from the targ et system and assign these inputs to em ulation processors in appro
priate em ulation cycles. T he Download Manager Module (DMM) performs two main tasks: Before
th e em ulation starts, it downloads the emulation program bitstream into Left and Right C ontrol
memories of all 64 H EP processors inside th e engine. Once th e downloading process is finished, th e
DMM signals all processors simultaneously to sta rt the emulation by activating their “Reset” signal.
Signal Trap module helps the em ulation engine to “tra p ” (i. e. latch) a signal value during
em ulation runtime. This module is program mable by user, who determines which signal at w hat
tim e should be monitored. Each signal tra p module is associated with one processor which creates
a flexible signal monitoring capability. It is worth emphasizing th a t signal tra p modules can be very
simple or very sophisticated with respect to their structure or functionality. In the simplest form,
a signal tra p module consists of an “n-bit” digital com parator and a D-FlipFlop (Fig. 4.2). The
com parator compares the value of Program Counter Register (Global Sequencer) with a predefined
value (determined by the user). If these two values become equal (i. e. Program Counter reaches
certain emulation cycle) the processor’s output ( “Node B it-out” ) will be stored (trapped) in DFlipFlop. Later on, any “monitoring” mechanism can extract and echo the trapped value to the
u s e r . T h i s w a y u s e r s c a n t r a c e o r m o n it o r v i r t u a ll y a ll t h e e v e n t s in D U T d u r in g r u n - tim e . I t s h o u ld

be emphasized th at the main focus of this research was the evaluation and im plementation feasibility
of th e HEP-based em ulation core and the study of other submodules such as I/O interface, DMM
and m onitoring are left for future research.
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4.3

RTL D esign o f H E P -B ased Em ulation Engine

Conventionally, FPG A design and im plementation involves a top-down design flow, illustrated in
Fig. 4.3 which was applied in implementation of the proposed em ulation engine as well. The first
step in the design process involved identifying hardware specification and general functionality of
emulation engine.

Based on the specifications, the register-transfer-level(RTL) models and test

benches for each individual submodule in the engine were developed using VHDL language. RTL
design refers to the m ethodology of modeling a sequential circuit as a set of registers and a set
of transfer functions which describe the flow of d ata between the registers. Each submodule, is
developed in VHDL using both behavioral modeling, to describe the functionality of the subm od
ule, as well as structural modeling to instantiate and bind comprising submodules together. The
design was sim ulated a t the RTL level by running the testbenches using M odelSim®. We chose a
sequential 4 x 4-bit binary m ultiplier as an example of DUT and performed “sanity checking” on the
emulation engine to confirm the correct functionality of the proposed engine. However, timing and
F PG A resource usage remains unknown until logic synthesis is performed. FPG A logic synthesis
is performed to create an optimized gate-level netlist which is based on design constraint such as
tim ing (speed), area, I/O pin and power. Once the gate-level netlist is generated and m apped to
th e target F PG A ’s logic-elements, the design (i. e. Em ulation Engine) is placed and routed inside
the FPG A (s). The synthesis constraint also affect the effort required for placement and routing. If
the design is over-constrained it is very likely th a t routing failure will occur since routing resources
are fixed in FPG As. The last step in the design flow is the generation of configuration bitstream file
th a t can be downloaded into FPGA.
It has to be emphasized th a t some interm ediate steps in the F PG A design flow are not shown
in Fig. 4.3.

In practice some of the steps might be executed iteratively.

There are a num ber

FPG A electronic design automation(EDA) tools th a t are provided by both F PG A and third party
m anufacturers. Complete design environments are offered by Xilinx ISE[39] and A ltera Q uartus
II [20]. Since, Xilinx Virtex-II and Virtex-4 FPG A device family are selected as the target platform
for implementing the proposed HEP-based emulation engine, we used Xilinx ISE (v7.1) as the desired
FPG A EDA development tool.

4.3.1

RTL Modeling of HEP Processor

The HEP processor is described using VHDL language and IEEE_std_logic_1164 library while adopt
ing a bottom -up approach. The RTL models of all submodules along w ith their functionality is
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Figure 4.3: FPG A Design Flow
described behaviorally in each design file. Later, each submodule is instantiated and binded to toplevel modules using VHDL structural description. The hierarchy of VHDL design files is shown in
Fig. 4.4, where “EP_Top_Module. vhd” is the H EP processor top m odule1. Each design file has an
associated VHDL testbench file as well 2, which are used by ModelSim to perform RTL simulation.
T he functionality of each design file is described below.
1. “EP_PACKAGE. vhd” : Includes global constants shared by all the VHDL bodies (not shown
in the figure).
2. “EP_PROGRAM_COUNTER. vhd” : Describes the functionality of Program Counter Register
(Global Sequencer) of H EP processor.
3. “EP-RECONFIGURABLE-4LUT. vhd” : Describes the functionality of the 4-input LUT.
4. “EP JN PU T -SW IT C H . vhd” : Describes the functionality of the 64-input reconfigurable mul
tiplexer th a t helps the processor to select the input “Node Bit-in” .
1T he listing of VHDL design files are presented in the accompanying CD w ith this thesis.
2Testbench filenames are similar to design files except that they are followed by “_TestBench.vhd” .
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Figure 4.4: Hierarchy of VHDL design files for H EP Processor
5. “EP_RIGHT_CONTROL_ROM. vhd” : Describes the structure of Right Control memory of
each H EP processor.
6. “EP_LEFT_CONTROLJtOM . vhd” : Describes the structure of Left Control memory of each
HEP processor.
7. “EP-DATA-RAM. vhd” : Describes the structure and functionality of both d ata RAM modules
(IDR and LDR) within each processor.
8. “EP_CONTROL_UNIT. vhd” : Describes the functionality of central control unit of the H EP
processor. It explains how the controller’s FSM actually works.
9. “EP-TOPJM ODULE. vhd” : This is the wrap-up module th a t instantiates and binds all the
submodules together to build an H EP processor.

4.4

RTL Sim ulation R esults

To investigate correct operation of HEP processor and its submodules as well as the emulation engine,
we performed software sim ulation using ModelSim tool. A 4 x 4-bit sequential binary m ultiplier
(Fig. 4.5) was selected as a design example to be em ulated on H EP-based em ulation engine. Figures
4.6 to 4.13 illustrate the simulation results.
Figure 4.6 illustrates the functional behavior of the program counter after initiating the reset
signal to the emulation engine. The program counter is incremented by one during every instruction
cycle.
Figure 4.7 illustrates th e functionality of the reconfigurable 4-input LUT during the execution
of two consecutive LU TO P instructions. “L U T Jn p u t-x ” represent th e select signals to the 4-LUT
module and “Input-value” is LUT value extracted from left control words.
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Figure 4.5: Example of 4x4 Sequential Binary M ultiplier
Figure 4.8 shows the operation of 64-bit input switch of H EP processor during execution. The
“address” represents the address of the processor within the module whose outp u t is read during
the instruction cycle. “Bus value” represent hexa-decimal equivalent of th e value currently present
on the interconnect network.
Figure 4.9 depicts read and write cycles of the input and local d ata RAMs. During the first write
cycle a node bit-in is latched into IDR which is fetched by a RAM REF instruction during cycle 3.
Similarly, figures 4.10 and 4.11 illustrate read and write cycles of Left and Right control memo
ries respectively. The w rite cycles show the process of downloading em ulation program s into control
memories. In the figure, the w rite cycles are m arked by asserting “W rite” signal (=1). The read cy
cles, however, show the instructions are fetched from program memories and are m arked by asserting
“Read_data” signal to high. The address of the instruction if provided through the “Read_Address”
bus. The read/w rite cycles are synchronized with respect to system clock signal.
Figure 4.12 illustrates the functionality of H E P ’s central control unit while executing a LUTO P
instruction. The transition through states of FSM is clearly shown in the figure ( “FSM_State” sig
nal). The value presented a t the “Node_Bit_Out” represents the output value of the H EP processor.
Finally, figure 4.13 illustrates the functionality of an H EP processor after downloading 3 instruc
tions (e. g. Two NOP and one LU TO P instruction) into control memories and initiating the sta rt
of emulation by disactivating the processor’s “reset” signal. The output of the processor appears on
the “node.bit_out” pin after executing the third instruction (i. e. LUTO P).

4.5

Synthesis R esults

Once the proper functionality of all submodules were determined, a gate-level netlist of each submodule as well as the whole processor was generated and m apped using Xilinx IS E ® (7.1) design en
vironment. T he HEP processor was synthesized targeting Xilinx V irtex II (XC2V8000) and Virtex-4
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Figure 4.13: Simulation of em ulation program being D ow nloaded/Executed on a processor
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Table 4.1: Synthesis results of H EP processor and submodules.
Virtex-2

Virtex-4

S ize

CLE

D ela y

1Fmax

Size

CLE

D ela y

Fmax

( # S lic e )

U sage(% )

(n S )

(M H z)

( # S lic e )

U sage(% )

(nS)

(M H z)

P rg .C n tr

4

0

3.6

277

4

0

1.88

531

R ec o n A L U T

4

0

4.58

218

4

0

3.03

330

In p t-S w tch

17

0

9.19

108

17

0

6.33

157

D a ta -R A M

60

0

4.93

202

60

0

3.15

317

L ft- R O M

228

1

5.12

195

400

0

3.19

313

R g h t-R O M

479

1

5.18

193

840

0

3.3

303

C n trJ J n it

139

1

4.68

213

143

0

2.71

368

HEP

957

2

5.17

193

1529

1

3.31

301

M od u le

(XC4VLX200) families of FPG A devices.
Table4.1 summarizes synthesis results for an H EP processor as well as its submodules in term s
of speed, combinational path delay and F PG A resource usage while targeting both F PG A families
of devices (Virtex-2 and 4). Although there are different speed packagings are available in both
families of FPGAs, we are only presenting the results for the most common speed packages. As the
results in the tables show, the maximum combinational path delay in the processor determ ines the
maximum system clock frequency of the processor as well.
It is worth emphasizing th a t to make the VHDL design files transportable to other F PG A
synthesis tools, no Xilinx proprietary library modules were used. Such assum ption will force the
Xilinx ISE tool to avoid using FPGA-specific resources such as embedded memory blocks.
The proposed HEP-based emulation engine, consisting of 64 H EP processors and their intercon
nect network was implemented while targeting Virtex-2 and Virtex-4 FPG A s from Xilinx. Table 4.2
summarizes the synthesis results obtained by Xilinx ISE. The results are sum m arized with respect to
num ber of modules, F PG A resource utilization, em ulation engine speed, m aximum em ulation tim e
and maximum logic capacity of the H EP-based em ulation system.
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Table 4.2: Synthesis results of H EP-based emulation system.
Feature

V irtex -2

V irtex -4

# o f Modules

2

1

# o f H E P /m odule

32

64

#Slice

31150

85525

(%)

(67%)

(96%)

# 1 /0

264

264

(%)

(32%)

(27%)

MHz)

193

301

Instruction

46.6

29.9

5.95

3.81

127

77

168

262

8K-160K

8K-160K

System Clock
F m a x i

Cycle (ns)
max. Em ulation
tim e (fj,s)
Em ulation program
upload tim e (jis)
min. Em ulation
frequency(KHz)
Logic
Capacity
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4.6

Com parison and Conclusion

Before comparing the proposed architecture, we briefly review some existing logic em ulation devices
th a t are being used mainly in academia. T he survey presented here is partially derived from technical
docum ents which are available to public.

However, due to confidentiality of detailed technical

inform ation related to these system, some information are results of personal speculation.
Previous work generally fall into two main categories. The first, use time-m ultiplexed FPG A s in
order to build denser FB E devices. Exam ples of such systems would be Dharma[7] and DPGA[25].
The second approach use ASIC processors developed solely for logic em ulation such as YSE[26] and
VEGA [40],
1. Dharma[7]: is a general-general purpose time-multiplexed F PG A designed at the University
of California3. DUT m apped into D harm a are levelized and entire level is evaluated per clock
cycle (as opposed to YSE in which circuits are serialized and only one logic block is evaluated
per clock cycle). For a circuit to fit into Dharm a, the num ber of logic blocks per level m ust
not exceed the num ber of physically available logic blocks on the chip, which is a very huge
disadvantage.
2. DPGA[25]: stands for Dynamically Program m able G ate A rray and was developed at the MIT
Artificial Intelligence Laboratory. DPGA is an FPG A w ith four configuration contexts and
each context is stored in its configuration memory. The contexts are switched under external
control. The basic logic element is in fact a 4-input LUT combined with a single flipflop th a t is
shared among all contexts. DPG A is a general purpose hardware development platform th a t
was not necessarily optimized for logic em ulation purposes. For logic em ulation purposes, a
netlist m ust be partitioned into sub-circuits th a t each will fit into single context. The DPGA
m ust contain sufficient memory capacity to store the results of each context (combinational
logic blocks+flipflops) as well as configuration bitstream . C urrent embodiment of D PGA fails
to provide such provisions, therefore, roughly speaking, it is not suitable for logic emulation.
On the other hand if the tim e delay caused by context switching is significantly higher than
emulation time of one logic slice, then em ulation speed will be drastically reduced to unac
ceptable levels. However, DPGA dem onstrate how time-multiplexing technique could result
in b etter logic cap acity u tilization in F P G A s.

3. YSE[26]: Yorktown Simulation Engine was developed at IBM. Based on our classification pre
sented before, YSE is an example of hardware-accelerated sim ulator th a t uses 256 simulation3It is th e first tim e-m ultiplexed F PG A that has been reported in literature.
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specific parallel processors to sim ulate (and not emulate) a logic design4. Unlike H EP-based
em ulation system, YSE does not provide in-circuit connection to target platform. Each pro
cessor in YSE is capable of simulating 4096 logic blocks. The processors are constructed from
LSI TTL-based integrated circuits. The fundam ental logic element used in the processors is
a 4-input LUT. Signal values are represented as four-valued logic5. Hence, the signal statememory has the capacity of 16K x 2. To allow m ultiple accesses to memory per clock cycle, the
state-m em ory has five read ports and two w rite ports to. A 256 full-crossbar interconnect to
route d ata among processors. Although YSE achieved low logic density due to its construction
from LSI modules, it vividly proved th a t hardware-accelerated simulation could be 600 times
faster th an software simulation.
4. VEGA[40]: is an ASIC-based PB E system th a t was developed at the University of Toronto.
Similar to HEP, VEGA also uses 4-input LUT as the basic element for em ulating combina
torial logic. An additional memory associated with each processor dynamically routes the
in p u ts/o u tp u ts to/from each processor. Although a VEGA has been implemented using ASIC
technology, the em ulation clock frequency is within few hundred kilo hertz.
Table 4.3 summarizes the features explained above. The last column expresses the features of
HEP-based emulation engine. Comparing the results illustrated in table 4.2, the entire HEP-based
em ulation system, consisting of 64 processors, would require only two Vritex-2 FPG A s (XC2V8000)
or ju st one Virtex-4 FPG A (XC4VLX200) for implementation. This means th a t an H EP-based
em ulation system is an order of m agnitude smaller in size than other emulation systems. It is worth
mentioning th a t, such reduction in size will significantly reduce the cost of H EP-based emulation
system so th a t it is easily affordable by members of academ ia6. Also, HEP-based em ulation system
uses off-the-shelf FPG A modules where as most PB Es are implemented using ASIC technology.
Hence, the im plementation of HEP-based em ulation systems takes significantly less time.
In term s of speed, an HEP-based em ulation system have a clock frequency of 193-301MHz or
em ulation speed of 168-262KHz.

Com paring with other PBEs th a t are using ASIC technology

for im plementation (e. g. VEGA), H EP-based em ulation system proves to have 3-4 times faster
em ulation speed. Such em ulation speed is quite resonable for most applications.
4However, due to architectural similarities, we can still present the results obtained by YSE
5 In

“fo u r -v a lu e d lo g ic ” e a c h s ig n a l c a n a s s u m e a n y o f fou r v a lu e s : “0 ” , “1” , “U ” (U n d e fin e d )

and

“Z ” (h ig h -

impedance), as opposed to Binary-valued logic in which only “0” and “1” are acceptable values.
6 Commercially available emulation systems are at least 3 orders of magnitude more expensive than an HEP-based
emulation system
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Table 4.3: Comparison of H EP with other Em ulation systems
F e a tu re

YSE

D h a rm a

DPGA

VEGA

HEP

# o f Elements

1

1 logic level

Entire Array

1

64

4096

N /A

N /A

256-2048

128

4-LUT

variable

2 x 4 —L u t

4-LUT

4-LUT

Flip-flop

6-port Reg. File

Single p ort

single port RAM

R A M /RO M

em ulated per
Clock
^ instructions
per processor
Processing Block

K-LUT
Memory

5-port RAM

Latches

Architecture
M a x .# of

256

N /A

4000

2048

64

T T L /L S I

ASIC

FPG A

ASIC

off-the-shelf

Processors
Im plem entation
Technology

F PG A

In spite the fact th a t most logic capacity of FPG A s will remain underutilized (due to R en t’s
rule), a HEP-based em ulation system increases the F PG A logic utilization between 67-96% while
th e I/O pin utilization is only between 27-32%. Moreover, due to intrinsic flexibility in HDL, the
H EP-based emulation system can be easily customized into other F PG A family of devices, such as
those from Altera. Such characteristic is unique to H EP-based em ulation system and is not found
in other emulation systems.
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C h a p ter 5

A C A D Tool Su ite f o r H E P -based
E m u la tio n S y s te m

As it was m entioned in 2.3 all logic em ulation systems are accompanied w ith associated set of CAD
tools th a t autom atically perform design com pilation on DUT netlists. T he ultim ate goal of such
tools is to perform the design compilation so th a t DUTs could be em ulated on the emulation platform
more efficiently and in less time. On the other hand, as logic designs are becoming bigger and more
sophisticated, design compilation process is also becoming more tim e consuming. For example, logic
designs as big as hundred thousand logic gates could take several hours (even days) to compile.
Hence, CAD tools th a t prove to be efficient and fast at the same tim e are highly desirable.
In the previous chapters the hardware architecture of the proposed HEP-based emulation engine
was described. In the following sections we are going to introduce the steps required for design
compilation for HEP-based emulation engine as well as new scheduling algorithm s th a t decrease
to tal emulation time. At the end the results obtained by the proposed tool will be com pared with
others.

5.1

B a s ic r e q u ir e m e n ts for H E P -b a s e d C A D t o o l

Before introducing the CAD tool flow of H EP-based emulation system, we need to understand what
is the purpose of such tool and why we need it?
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I

,nSC *y d e ° n
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Figure 5.1: Design cycle versus Em ulation Cycle in a generic DUT.
An HEP-based CAD tool should be able to autom atically m ap any com binatorial or sequential
circuit to HEP-based emulation system ’s hardware. A generic view of a sequential circuit is shown
in Fig. 5.1. In such circuits changes in signal values is controlled (or synchronized) by “clock” signal.
In this context we will refer to such signal as design Clock. Flip-flops are responsible for “storing”
binary values and will change their values in synchronism to design clock. The com binatorial logic
determines the “present-state-next-state” relationship among the signal values.
A H EP-based em ulation system should be able to evaluate all signal values within tim e intervals
marked by the design clock. During each design clock, all H EP processors will run an em ulation
program , by sequentially executing a series of instructions. Each instruction will take one instruction
cycle to execute. However, for a H EP processor it takes 9 system clock to execute single instruction.
T h e r e la t io n b e t w e e n s y s t e m c lo c k , in s t r u c t io n c y c l e a n d d e s ig n c lo c k is a ls o i ll u s t r a t e d in F ig . 5 .1 .

As we will see in future, an efficient CAD tool is the one th a t can emulate a design cycle in less
num ber of instruction cycles.
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Scheduling
E m u la tio n P rogram
G en era tio n

D o w n lo a d in g
E m ulation P rogram

Figure 5.2: CAD Flow for H EP-based emulation system.

5.2

Overall C A D Flow

Figure 5.2 illustrates the conceptual view of proposed CAD framework for H EP-based emulation
system. To m ap a DUT into and H EP-based em ulation system, the DUT has to pass through th e
steps shown below.
The proposed CAD flow in m ost parts resembles the flow of CAD tools for PBEs, except for
th e fact th a t, now the task scheduling replaces partitioning and assignment step in PBEs. The
details of each step is described below. To help the readers to have a better understanding of design
compilation process, we have created a 4 x 4 sequential binary m ultiplier as a design example and
taken it through the com pilation steps. A block view of a 4 x 4 binary multiplier is shown in Fig. 4.5.

5.2.1

D esign E ntry

The first step of emulation CAD tool is design entry, where the user(s) (i. e. circuit designers) formally
describes the functionality of the DUT. They can specify their designs through hardware description
languages (e. g. VHDL/Verilog) or schematics capture tools using any industry standard tool such
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Figure 5.3: RTL view of binary multiplier produced by Synopsys Design Compiler
as Cadence C oncept® HDL. In the case of the design example, the multiplier has been designed
using VHDL language. The program listing of multiplier is presented in the CD accompanying this
thesis.
At the end of this step, design entry tools usually produce the register-transfer level (RTL)
representation of the DUT. Figure 5.3 illustrates the RTL view of the multiplier generated by
Synopsys®Design Compiler.

5.2.2

Synthesis

Once the design is specified, the D U T’s gate-level netlist can be obtained using any synthesis tools
th a t support library components utilized in DUT. The synthesis tool takes the RTL netlist and
autom atically generates the gate-level netlist. An example of such synthesis tool is Synopsys Design
Compiler. The synthesized gate-level netlist of the binary multiplier is shown in Fig. 5.4. It is
worth emphasizing th a t no practical lim itation on the type of the tool used for either design entry
or synthesis has been set. Hence, users m ay use any tool available.
In order to present the results obtained by the proposed CAD tool, we have used MCNC
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Figure 5.4: Gate-level view of binary multiplier generated by Synopsys Design Compiler.
LGSynth93 benchmark circuit suite which contains more than 100 gate-level netlists[69] presented in
BLIF format. The suite contains both com binatorial and sequential circuits in various sizes ranging
from a few to tens of thousands gates. However, the results of experim ents performed are illustrated
only for the ten biggest circuits in the suite. Table 5.1 describes the sample circuits quantitatively, in
term s of number of elements (size), number of in p u t/o u tp u t and num ber of logic gates with fan-in1
degrees less/greater th a n 4 and also the length of the critical p ath in the gate-level netlist “before”
technology mapping. T he last row of the table contains the inform ation of the binary multiplier.

5.2.3

Technology M apping

As the name specifies, a typical gate-level netlist contains library dependent logic primitives such
as complex com binatorial logic w ith high fan-in degree and flip-flops. However, to em ulate such
design on HEP-based emulation engine, the gate-level netlist has to be transform ed, so th a t the
circuit could be m apped in to em ulation system. Such transform ation is called technology mapping.
The technology m apping tool coalesces the gates/flip-flops into the basic building block of an H EP
processor,

i.

e. a four-input

LUT

and flip-flops.

At this step we have used the SIS package developed at the UC Berkeley [57] to transform gatelevel netlists. The “Flowmap” tool[17] was used to perform the the technology mapping. Flowmap
1Fan-in degree of a logic gate is the number of inputs to the logic gate
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Table 5.1: Ten biggest MCNC circuits.
DUT

# L o g ic

In p u t-

# G a te s

# F l i P-

^ G a te s

# G a te s

C ritic a l

F lo p s

(fanin<4)

(fanin>4)

P a th

E le m e n ts

O u tp u t

s38417

24011

31-109

22548

1463

22548

0

65

s38584

19699

41-307

18275

1424

18275

0

70

s35932

17793

35-320

16065

1728

16065

0

29

frisc

4425

20-117

3539

886

3539

0

23

elliptic

4724

131-115

3602

1122

3602

0

18

pdc

4775

16-40

4775

0

4775

0

9

des

2263

256-245

2263

0

1464

799

10

ilO

2452

257-224

2452

0

2291

161

55

C7552

3466

207-108

3466

0

3410

56

43

C5315

3088

178-123

3088

0

3067

21

79

M ultiplier

136

10-8

106

30

106

0

10

is an LUT-based technology mapping tool which produces depth-optim al m apping solution for Re
bounded Boolean networks. The algorithm calculates min- cost K-feasible cuts for all the logic
gates in the circuit. Flowmap can be run to minimize either to tal area or total delay.

“Delay”

minimization, in this case, is the m inimization of the num ber of LUTs on the circuit’s critical path.
However, since maximizing the em ulation speed is the main objective, circuits should be m apped
to so th a t the area is minimized. Smaller area results in fewer LUTs, which, generally, reduces the
num ber of emulation cycles. In case of H EP-based emulation system, since each processor contains
a 4-input LUT (4-LUT), Flowmap has to convert the gate level netlists into a collection of LUTs
and flip-flops. An example of technology mapping process is illustrated in Fig. 5.5. In the example
shown, the technology mapping tool has not only reduced the area but also the “depth” of the
circuit, resulting in a circuit with minimum delay.
However, the experiments show th a t if the DUT netlist is “decomposed” before it is technology
mapped by Flowmap, the final circuit contains less logic elements (i. e. less area). The decomposition
process is performed using SIS DMIG tool [14] th a t converts all the logic gates in an unbounded
gate-level netlist into a collection of two-input (i. e. 2-bounded) logic gates. The DMIG tool uses treebalancing technique to obtain a depth-optim al solution to break a netlist into logic gates with “fan-in”
degree less th an or equal to 2. Figure 5.6 illustrates technology decomposition of a logic gate w ith fan-
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n 1

£ > = 0 -0 ,

n 2

4-LUT

n 3

n 4

Figure 5.5: Example of technology mapping for reducing area and delay.
in degree of four. As it is shown in the figure, balanced-tree technology decomposition usually results
in a circuit with shorter critical path. Although, technically speaking, logic decomposition could
be performed independently from mapping, we refer to combination of both steps as technology
mapping.

The scripts used for logic decomposition and technology mapping is provided in the

complementary CD along with this Thesis.
Table 5.2 summarizes the results obtained for the 10 biggest MCNC circuits (as well as binary
multiplier example) after logic decomposition and technology mapping. The results are shown for
having the circuits decomposed and not decomposed prior to mapping. Interestingly, having the
circuits logically decomposed prior to m apping has reduced the critical p ath length in the final circuit.
Such reduction results in reduction of num ber of emulation cycles and increases the em ulation speed.
Although technology mapping helps to reduce the critical p ath length (almost) in all cases, but
it does not necessarily reduce the size of the circuit. In some circuits (e. g. DES), the technology
m apped circuit will contain even more logic elements (i. e. bigger in size) compared to its size before
technology mapping. Such observation could be attributed to high fan-in degree (> 4) of substantial
num ber of logic gates in the circuit.

5.2.4

Scheduling

According to com puter science literature, an HEP-based emulation system is an example of a special
purpose platform th a t can be classified as a synchronous Multiple Instruction Multiple Data (MIMD)
multi-processor system. An MIMD system contains a num ber of processing elements (PE), or sim
ply, processors, th a t run in parallel while each P E contains a unique area for program and data. A
program is a collection of “tasks” th a t m ust be executed by processors in a specific sequence. How
ever, the greatest challenge ahead of researchers is partitioning applications into tasks, coordinating
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(a)

S

nJ$J

(b)

V,

Figure 5.6: Technology decomposition, (a) Balanced-tree, (b) Unbalanced-tree.

_______________ Table 5.2: Results of technology mapping._______________
Original
DUT

S ize

C ritical

w /o. Decomposition
Size

p ath

C ritical

Decomposition
Size

p ath

C ritical
p a th

s38417

24011

65

5372

11

5411

10

S38584

19699

70

6704

13

6630

9

s35932

17793

29

5152

4

5152

4

frisc

4425

23

6529

23

7362

23

elliptic

4724

18

5563

18

6190

18

pdc

4775

9

6314

9

6796

9

des

2263

10

3369

6

3957

6

ilO

2452

55

1373

16

1401

13

C7552

3466

43

933

8

907

8

C5315

3088

79

837

10

802

9

Multiplier

136

10

99

8

99

8
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communication, synchronizing processors and “scheduling” tasks on the parallel platform [45].
Scheduling and allocation of tasks is extrem ely crucial since an inappropriate scheduling of tasks
can fail to exploit true potentials of the system and can offset the gain from parallelization. The ob
jective of scheduling is to minimize the completion tim e of a parallel application by properly allocating
the tasks to the processors [45], In a broad sense, the scheduling problem exists in two forms:
• Static: In static scheduling, which is usually done at compile time, the characteristics of a
parallel program (such as processing times, inter-processor com munication, d ata dependencies
and synchronization requirements) are known before the program execution.
• D ynam ic: In dynamic scheduling only a few assumptions about the parallel program can be
m ade before execution, and thus, scheduling decisions have to be m ade “on-the-fly” (during
program execution).
In this application, after technology mapping, the generated netlist consists of a collection of logic
elements. Em ulating the functionality of each element can be viewed as a “task” for a H EP processor
in the emulation engine. Taking such analogy, the whole technology m apped netlist is considered as
a parallel “program” th a t has to be em ulated on 64 H EP processors. T he m ost im portant questions
here to answer are: how should we break the program into smaller tasks? and how these task should
be scheduled and assigned to processors so that the execution time is m inim um ?
Obviously, due to the fact th a t the characteristics of the technology m apped netlist is known
prior to scheduling, task scheduling can be accomplished using “static” scheduling techniques.
The scheduling problem is an NP-com plete problem for m ost cases [45]. Hence, m any heuris
tics w ith polynomial-time complexity have been suggested. However, these heuristics are highly
diverse in term s of their assumptions about the structure of parallel program and the target parallel
architecture.
In the following sections of this thesis, the task scheduling problem for H EP-based emulation
system is addressed. In this research, new heuristic algorithm s and tools th a t can perform the task
scheduling for HEP processors th a t reduce the emulation tim e have been developed. T he algorithms
are extensions to the static scheduling algorithm called list scheduling. T he algorithm s described
below could also be applied to any architecturally similar PBE.
5 .2 .4 .1

P relim in aries

From the scheduling tool point of view, a DUT netlist is a parallel program th a t consists of hundreds
to thousands of tasks th a t have to be executed on a number of logic processors. To schedule tasks,

77

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

5. A CAD TOOL SUITE FOR HEP-BASED EMULATION SYSTE M

FF Outputs

C om binational
Logic

FF Inputs

Primary Inputs

FF
CLK

Primary
Outputs
Figure 5.7: Modeling a DUT as a Mealy Machine.
first, the task precedence graph(TPG), in which, nodes represent the tasks and the directed edges
represent the execution dependencies, as well as, the am ount of communication, is built.

Such

modeling, is commonly used in static scheduling of a parallel program s with tightly coupled tasks
on multi-processors. In circuit terminology, T P G is equivalent to directed acyclic graph (DAG) and
therefore the two can be used in this context interchangeably.
To construct DAG representation of a netlist first the inputs and outputs of DUT m ust be
identified. A sequential circuit could be rearranged using Mealy machine model illustrated in Fig. 5.7.
In Mealy machine model, a DUT consists of com binatorial logic combined with flip-flops th a t store
the “present state” of the circuit2. Inputs to a circuit are either the primary inputs (external
inputs) or any fed-back flip-flop outputs. The combinatorial logic establishes “present-state- nextstate” relationship in the circuit. The circuit outputs are either the combinatorial outputs or the
flip-flop inputs3. In a technology m apped circuit the com binatorial logic consists of 4-input LUTs.
Figure 5.8 illustrates DAG equivalent of a DUT netlist. A node in DAG is equivalent to a logic
element (4-LUT or F F) in the DUT netlist. Mathematically, a DAG is shown as G — (V, E ), where
V is the set of all the vertices (nodes) and E is the set of all the edges. The weight w (n,) assigned to
node ni represents its com putation cost. However, in an H EP processor the com putation costs for
^Roughly speaking, a flip-flop (FF) is one b it of “memory” element th a t can store a b inary value for infinite

duration of tim e. Hence, a flip-flop can also be regarded as a logic unit that is capable of keeping a “history” of signal
values
3T he same definitions for in p u t/ou tp u ts w ill also apply to merely com binatorial circuits (mem ory-less circuits)
except that they do not include flip-flop inp uts/outp uts.
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LUT
LUT
LUT
v4

*HS v2
Figure 5.8: DAG representation of netlist
all logic elements are equal, because each logic element can be em ulated in one H E P ’s instruction
cycle. Thus, w(rii) = 1 for all n,; 6 V . Also, the weight w (e,j) assigned to edge etj represents the
communication cost between two nodes rii and rij. Recalling from previous chapters, during each
instruction cycle, an H EP processor is capable of receiving/transm itting value calculated for one
logic element in the graph from one processor to another. Hence w (eij) = 1 for all

e E . Once

DUT is modeled as a DAG, the scheduling objective is to minimize the program completion time or
maximize the speed-up (we will define these term s shortly).
5 .2 .4 .2

L e v e liz a t io n

We are given a netlist represented in DAG in which nodes are already m apped to LUTs and FFs. The
objective is to map each node into a suitable instruction word in a H EP processor. If the num ber of
HEP processors is represented by P and the num ber of available instruction words in each processor
is represented by W , then the to tal num ber of available instruction words is P x W . In the proposed
H EP-based emulation engine where P = 64 and W = 128, there are to tal of 8192 (8K) instruction
words available. The instruction memory map(IMM) of HEP-based em ulation engine is shown in
Fig. 5.9. The process of assigning nodes to instruction words in IMM is done through subdividing the
DUT netlist into slices and allocating nodes in each slice to instruction words. However to preserve
functional correctness of the m apped netlist, the slicing of the DAG is subject to the following rules:
• An LUT node m ust be scheduled to an instruction word no earlier th a n all th e nodes th a t
generate it inputs (i. e. fan-in nodes).
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Figure 5.9: Instruction memory m ap (IMM) of H EP-based em ulation system.
• All flip-flip outputs used as feedback inputs are considered as virtual inputs to DUT and m ust
be scheduled prior to all nodes it is driving (i. e. fan-out nodes).
• No two nodes with a common fan-out node should be assigned to the same instruction cycle.
W hile the first two rules are referred to as precedence constraints, the last rule is referred to as
communication constraint. The problem consists of slicing the DAG into smallest num ber of p arti
tions so th a t none of the rules stated above is violated and nodes in each partition are assigned to
instruction words in IMM so th a t the to tal execution tim e for all nodes in one partition is minimized.
The largest number of partitions allowed is bounded by W (number of available instruction words
in each HEP processor).
A straight forward solution for slicing DAG while observing the precedence constraints is obtained
through levelization. Levelized scheduling orders the nodes with respect to the num ber of logic stages
(i. e. distance) from the inputs. Each node in DAG is labeled with its “level” . P rim ary inputs to
th e circuits and outputs of flip-flops are given level 0. All other nodes are given a level th a t is one
greater th an the maximum level of their fan-in nodes. Such labeling can be done with a simple
tree traversal algorithm such as Depth-First Traversal (DFT). If nodes are evaluated in level order
(all level 1 nodes before all level 2 nodes and so on), then the generated outputs after the last level
(c o r r e s p o n d in g t o t h e p r im a r y o u t p u t s a n d flip -flo p in p u t s ) w ill h a v e th e ir c o r r e c t v a lu e s .

Two DAG levelization algorithms are known, ASAP and ALAP. As-Soon-As-Possible (ASAP)
levelization, shown in Fig. 5.10, rearranges each node as soon as all fan-in nodes are levelized. AsLate-As-Possible (ALAP) levelization, shown in Fig. 5.12, assigns a node to one level before its
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Figure 5.10: ASAP Levelization
ou tp ut is required. The pseudo codes for both ASAP and ALAP algorithm s are shown in 5.11 and
5.13 respectively. The ASAP algorithm starts from the input nodes and moves towards the output
nodes while performing “forward” depth-first labeling. The label value assigned by ASAP algorithm
to node u* is represented as A S A P (v i).

Similarly, the ALAP algorithm starts from the output

nodes and moves towards the input nodes while performing “backward” depth-first labeling. The
label value assigned by ALAP algorithm to node t>, is represented as A L A P (v i).Using the “parallel
program ming” analogy on a multi-processor platform where each node (vertex) u, in T P G represents
a single “task” , A S A P (v i) and A L A P (v i) correspond to the earliest tim e and latest tim e th a t task
Vi can sta rt running respectively.
Although ASAP and ALAP levelizations produce correct em ulation results th a t satisfy prece
dence constraints, they do not create a balanced processor workload. Figure 5.14 shows a histogram
of processor workload through tim e (i. e. cycles) while an average-sized netlist, for example “ellip
tic. blif” (< 6200 logic elements), is being emulated. The blue and red lines show the processors
activity when the netlist is levelized using ASAP and ALAP algorithm respectively. The ASAP
levelization tends to shift m ost of the processors’ workload closer to early cycles while ALAP lev
elization shifts the workload closer to later cycles. In either case, m ost H EP processors remain
“idle” during interm ediate cycles. The peaks on the left and right indicate th a t many nodes could
be scheduled in any instruction cycles. The shapes of these curves are typical of m ajority of designs
especially large ones.
Circuits containing more than 6300 logic elements fail to be scheduled in to the HEP-based
em ulation engine’s IMM if the designs were to be scheduled using either ALAP or ASAP levelization
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A S A P (G = (V ,E ))

{
FOR each Vi £ G DO
IF fanin(uj) = 4> THEN
V i- A S A P = 1;
G
= G — {vi};
ELSE
Vi■
A S A P = 0;
ENDIF
ENDFOR
WHILE G / 4> DO
FO R
each Vi E G DO
IF all fanin(uj) are levelized THEN
Vi ■A S A P = MAX(fanin(wi ) • A S A P ) + 1;
G = G - {Vi}-,
ENDIF
EN D FO R
END WHILE
RETURN;

}
Figure 5.11: ASAP algorithm in pseudo code.
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Figure 5.12: ALAP Levelization
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A L A P (G = (V ,E ))

{
FOR each u* e G DO
IF fanout(uj) = 0 THEN
Vi ■A L A P — CPL; \ * C P L — C ritica lP a th L en g th * \
G = G - { v i };
ELSE
Vi■
A L A P — 0;
ENDIF
ENDFOR
WHILE G ^ (f) DO
FO R each Vi G G DO
IF all fanout (uj) are levelized THEN
Vi ■ A L A P = M IN(fanout(t'j )-A L A P ) - 1;
G = G - { Viy,
ENDIF
ENDFOR
END WHILE
RETURN;

}
Figure 5.13: ALAP algorithm in pseudo code.
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Figure 5.14: Processor workload after levelizing “elliptic” . Blue and red lines represents ASAP and
ALAP levelization respectively.
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techniques. Hence, a scheduler heuristic should be capable of not only m apping all the circuits
into the emulation system but also minimize emulation tim e by maximizing the average processor
workload for all 64 processors in the em ulation engine.
5 .2 .4 .3

M od ified L ist S ch ed u lin g (M LS)

Although ASAP and ALAP levelization algorithm s produce correct results there are significant
leeway in the partial order for nodes th a t are not on the critical path.
Definition: In a technology mapped netlist represented by DAG G = (V, E ), the critical path is
the path with maximal length between inputs and outputs. For example, in Fig. 5.10 th e critical path
consists of wi —> rq —> vq —i• vg. Nodes on critical p ath are called critical path node (CPN), which are
shaded in gray color in Fig. 5.10. It is w orth mentioning th at, based on the definition, it is possible
for a circuit to have multiple critical paths. For example in Fig. 5.10, V2 —> Vi —> v& —> vg is also a
critical path.
To balance processor workload and improve emulation speed, the scheduling tool should be able
to identify non-critical path nodes within the DAG and reschedule them effectively into other instruc
tion cycles in order to minimize “the m aximum num ber of instructions” . For example, comparing
figures 5.10 and 5.12, node wj can be moved from level 0 into level 2, while not violating th e prece
dence constraints, to decrease processor’s workload in level 0 and increase the processor’s workload
in level 2, thus balancing workload in both levels.
T he scheduling tool introduced in this section uses a variation of list scheduling[32] algorithm ,
originally developed for high-level synthesis. The proposed scheduling algorithm is referred to as
modified list scheduling or MLS. The pseudo code for MLS is shown in 5.15.
• The first step is to generate ASAP and ALAP levelization of DAG (lines 3-4). As a result the
range of levels into which each node can be assigned is determined.
L e m m a : For node vt £ V if A S A P (v i) = A L A P (v i) then vt is on critical p ath (i. e. u* is a
CPN ). Similarly, Vi is non-CPN if and only if A L A P (v i) —A S A P (v i) ^ 0 (line 6-12). The
length of critical p ath is denoted as C l and C l = M a x{A L A P {v i)) for all Vi € V (line 5).
O b s e r v a tio n 1: Any circuit C, represented by graph G = (V, E ), will require at least C l
cycles to be emulated on any parallel processing platform. T he ultim ate goal for any scheduling
heuristics is to reduce the num ber of em ulation cycles (=em ulation tim e) closer to

C

l

■

• The MLS iterates (line 13-41) through levels, starting from level 0 to m aximum of C l (0 <
Lj <

C l ).

At each level (L j), all “ready-to-schedule” nodes are sorted in ascending order
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M L S ( G = ( V ,E ) )

{
A S A P (G = (V ,E ));
A L A P (G = (V ,E ))i
CL = M A X { v i ■A L A P )■
FO R each Vi £ G DO
IF Vi • A L A P - Vi ■A S A P = 0 THEN
Vi is CPN;
ELSE
Vj is non-CPN;
ENDIF
ENDFOR
FO R L j = 0 TO CL DO
V ' = 4>\
FO R all Vi • A S A P > L j DO
Vi ■M O B = Vi ■A L A P — L j ;
V ' = V ' + {vi}ENDFOR
V ' = S O R T (F ',“ascending mobility” );
Max_Cycle=Min_Cycle=0;
W HILE V ' ± (j>DO
IF Vi e C P N THEN
allocate jm d -c o lla p s e J M M (ij, M ax-C ycle, M in J J y c le );
V = V 'ENDIF
END WHILE
W HILE V ' / 4> DO
IF Vi • M O B = 0 THEN
allocate jm d -c o lla p s e J M M (u,;, M ax-C ycle, M iruC ycle);
V = V '- M ;
ENDIF
END WHILE
W HILE V ’ ^<j) DO
vi = H E A D (V 1, random )’, \*random ly select
\
IF a l l o c a t e j a n d - C o l l a p s e J M M ( v i , M ax-C ycle, M in JC yd e ) successful THEN
V = V - { v i} ’,
ELSE
leave v , for next iteration and do nothing;
ENDIF
END WHILE
ENDFOR
RETURN;
}

Figure 5.15: MLS algorithm
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with respect to their “mobility” . In other words, nodes are prioritized with respect to their
mobility, so th a t a node with the lowest mobility has the highest priority.
Definition: Node u* is “ready-to-schedule” if A S A P ( v i ) < L j and Vi has not yet been allocated
into a word inside IMM.
Definition: For node w*, “Mobility” is calculated as M O B ( v i )

=

A L A P ( v i ) — Lj. In other

words, the mobility of node Vi determines how m any levels the node can be “postponed” for
scheduling.
Sorting the nodes in ascending order w ith respect to their mobility, virtually, categorizes all
“ready-to-schedule” nodes into three subclasses:
—

critical path nodes: At level L j , any ready-to-schedule node (?;*) th a t belongs to critical
path will have a mobility of 0 ( M O B ( v i ) = A L A P ( v i ) —L j = A L A P ( v i ) —A S A P ( v i )

=

0).

— semi-critical nodes: A ready-to-schedule node (Vi) is a semi-critical node if it is neither
on critical path nor can be “postponed” (i. e. moved) to later levels (Lj+ 1 , ---) either,
because L j

=

A L AP{ vi ). For such nodes M O B ( v i )

=

0 as well.

— postponable node: Node w* is postponable if M O B ( v i ) =/=0.
•

At each level (Lj) once all ready-to-schedule nodes are identified they are sorted and prioritized
with respect to their mobility (line 15-19). First “all” the critical p ath nodes (in level L j ) are
allocated into IMM (line 21-26). Next, “all” the semi-critical nodes will also be allocated into
the IMM (line 27-32). And, finally, the algorithm tries to allocate postponable nodes into
IMM, by selecting a node from a list with least mobility. If two postponable nodes have same
m obility the algorithm will select one node r a n d o m ly (line 33-40). Note th a t all nodes are
allocated to IMM while observing the com munication constraint.

• At each iteration, if “allocate_and_collapseJM M()” function fails to allocate a postponable
node to IMM, the node will be moved to next level (Lj+i).
The pseudo code illustrated in Fig. 5.15 explains th e m ain steps involved in MLS algorithm. How
ever, to avoid confusion in the code we excluded the details of steps during “allocate_and_collapse JM M ()”
function calls which we will describe below.
• The main objective of “allocate_and_collapse_IMM()” is to collapse those nodes th a t satisfy
the communication constraint. Collapsible nodes can be allocated into the same instruction
cycle (but on separate H EP processors). Figure 5.16 illustrates how collapsing two nodes could
reduce length of emulation program.
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Figure 5.16: Examples of collapsing nodes during IMM allocation.
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• At each level L j, the algorithm tries to collapse critical p ath nodes into the same instruc
tion cycles. If two critical path node are not collapsible the algorithm will allocate the nodes
into two different instruction cycles. The algorithm keeps track of minimum and m aximum
instruction cycles occupied by all m utually non-collapsible C PN s in level L j. The cycle num 
bers are referred to M in_Cyde(L;/) and M ax.C ycle(Lj). In the example shown in Fig. 5.16,
M a x -C ycle(L j) = C and M in -C yc le(L j) = C — 1. If a non-collapsible C PN is to be added
to IMM, th a t node is allocated to level Max_Cyc:le(L j )+1 and Max_Levol(Lj) will be up
dated automatically. To initiate collapsing and allocating nodes, the MLS algorithm sets both
MimCycle and Max_Cycle to 0 (Line 20).
• MLS allocates and collapses semi-critical nodes the same way it treats CPNs. The only differ
ence is th a t now the M a x-C ycle(L j) A M iri-C ycle(L j). In such case, the algorithm s tries to
fit the nodes in between cycles Max_Cycle(Lj) and Min_Cycle(Lj). If no suitable cycles were
found then Max_Cycle(L7) is incremented by 1.
• At the final step, MLS starts allocating postponable nodes. However this tim e MLS will sta rt
searching to find free instruction word in IMM “only” within th e range between M axX ’ycle (Lj)
and Min_Cycle(Lj). If the node could not fit within th a t range then the node is moved to next
level (Lj_|_i).
It is w orth indicating th a t before MLS starts the scheduling process it initializes all the instruction
words in IMM by filling them all w ith “N O P ” instruction. At the end of scheduling, those instruction
words in IMM to which no node has been assigned are left intact ( = “N O P” instructions).
As we will discuss later, the ratio of used instruction words w ith respect to num ber of “N O P ”
instructions (i. e.

processor idle time) in one H EP processor is th e most im portant evaluation

metrics for comparing scheduling algorithms. Any optim ization technique th a t could improve such
ratio is highly desirable.
5 .2 .4 .4

M L S + B F F S ch ed ulin g

Task scheduling for a multi-processor platform is an NP-com plete problem, for which no optim al
solution exists. Although MLS scheduling produces close to optim al solution in a reasonable am ount
o f t i m e w e c o u ld s t ill a p p ly s o m e o p t i m i z a t i o n t e c h n iq u e s t h a t m ig h t fu r th e r im p r o v e t h e t h e s c h e d u l

ing result. The improvement over MLS algorithm th a t is explained below results in an increase in
average processor workload or reduction of processor idle tim e which, in turn, reduces em ulation
time.
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As mentioned earlier, at each level, the MLS algorithm prioritizes the circuit nodes according to
their mobility and assigns higher priority to CPN s or semi-critical nodes over postponable nodes.
However, it does not distinguish postponable nodes w ith “equal” mobility. In such cases, the MLS
algorithm will random ly selects a node for collapsing and allocation into IMM.
T he problem with such scheme is th a t the algorithm does N O T make any “prediction” about
th e signal flow within DAG. Lack of such prediction capability results in more frequent failures in
collapsing and allocating postponable nodes, as these nodes are accum ulated into later cycles.
An intuitive improvement to MLS is explained through the following example. As illustrated
in Fig. 5.17, node v\ driving the inputs to two other nodes V2 and v3. In other words, v\ has
th e “fan-out” degree of 2. Obviously, if A S A P {v{) = L then A S A P (v 2 ) = A S A P (v 3) = L +

1.

Similarly node iq, also with A S A P (v 4 ) = L has a fan-out degree of 3 (driving nodes v 5 ,ve,v7). If
during MLS scheduling both nodes v\ and tq were identified as postponable nodes, the algorithm
will choose either nodes randomly as the next candidate for scheduling. However, if iq was selected
first over

v \,

then input values to three nodes (i. e.

v

3 ,v q ,v 7 )

will be calculated earlier w ithout being

postponed to later iterations. This means th a t three H EP processors th a t em ulate v$, v$, and v 7
would have less “waiting” tim e to have their inputs ready. In this sense,

V4,

with fan-out degree

of 3 would be preferred over tq (with fan-out of 2) simply because V4 keeps less number o f H EP
processors waiting. Based on the above example, an improved scheduling algorithm introduced here
is referred to as “modified list scheduling w ith biggest fan-out first” or shortly M LS+B FF4. Figure
5.18 explains the M LS+B FF algorithm in pseudo code. M LS+B FF algorithm performs identically
to MLS algorithm except when it tries to schedule postponable nodes. For such nodes, M LS+B FF
will further sort (i. e. prioritize) all the postponable nodes with equal mobility w ith respect to their
“fan-out degrees” , so th a t nodes with greater fan-out will have higher priority over nodes w ith same
m obility and less fan-out (line 35-36).
The results obtained by M LS+B FF scheduling algorithm shows improvements in average pro
cessor workload, as we will see shortly. Such improvement is solely obtained due to the fact th at,
at each iteration, M LS+B FF is capable of “predicting” the processors workload in next iteration by
profiling signal flow of the circuit.
5 .2 .4 .5

M a th e m a tica l F orm ulation

To be able to compare the results w ith previous work, first we should establish the m athem atical
foundations.

The formulation of the scheduling problem along w ith the evaluation metrics are

41 could not find a shorter descriptive name.
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Figure 5.17: Prioritizing nodes with equal mobility with respect to their fan-out degree.
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M L S + B F F (G = (V, E))

{
A S A P (G = (V ,E ));
A L A P (G = (V ,E ));
C L = M A X ( v i ■ALAP)-,
FO R each
€ G DO
IF Vi • A L A P - Vi ■A S A P = 0 THEN
Vi is CPN;
ELSE
Vi is non-CPN;
ENDIF
ENDFOR
FO R L j = 0 TO CL DO
V ' = 4 r,
FO R all Vi ■A S A P > L j DO
Vi ■M O B — Vi ■A L A P — L j ;
V' = V' + M ;
ENDFOR
V ' = S O R T fV ',“ascending mobility” );
Max_Cycle=Min_Cycle=0;
W HILE V ' ± 4 DO
IF Vi e C P N THEN
allocate-and-collapseJM M (vi, M a x.C ycle, M inJO ycle):
V = V ' - {,vt};
ENDIF
END W HILE
W HILE V ' =£ <j>DO
IF Vi ■M O B = 0 THEN
allocateM nd-C ollapseJM M (vi, M ax-C ycle, M inJC ycle)\
V = V ' - {ui};
ENDIF
END W HILE
W HILE V ' ± <p DO
V f = S O R T (F /, “descending fanout” );
Vi = H E A D ( V ');
IF allocatejand.collapse J M M ( v i , M ax-C ycle, M inJC ycle) successful THEN
V = V ' - {u*};
ELSE
leave i>* for next iteration and do nothing;
ENDIF
END W HILE
ENDFOR
RETURN;
}
Figure 5.18: M LS+B FF algorithm
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presented below [28]. Let C be the technology-mapped design to be scheduled. We will represent C
by a directed graph, G, in which each logic element (L U T /F F ) is represented by a vertex (node) in
th e graph. The directed graph G is shown as G = (V. E ), where V is the set of all vertices and E is
th e set of uni-directional edges hence:
• each Vi G V represent a logic element in C for 1 < i < |F |;
•

each (Vi,Vj) € E represents a directed wire from logic element

i

to logic element j in C. In

this case v 7 is “fan-in” node of Vj. And, v 7 is “fan-out” node of vt :
•

The graph G' = ( V, E ') is the

a c yc lic

flow

graph

of G = (V. E ) where E '

C

E obtained

by depth first search starting from both LUT vertices w ith zero fan-in or fed-back Flip-flop
outputs.
Static task scheduling is a NP-complete problem for which heuristic solutions is required. One
m ethod for obtaining acceptable solutions is to formulate the scheduling problem using Integer
Programming (IP).
Definition: A binary variable X ij is associated w ith each Vi G V in G' where:
• X jj =

1

iff the logic element i, represented by

• Xitj =

0

otherwise.

, is scheduled in cycle j:

Let the earliest and latest cycles in which a vertex Vi can be scheduled be E (i) and L (i), respectively5.
Definition: The scheduling interval of vertex v% is defined as the set of integers S (i) = {E (i), E (i) +
1, • • • ,L (i)} . The longest p ath in DAG is called critical path and is denoted by CP. The length
th e critical path (i. e. num ber of nodes on critical path) is shown as C l = \CP\.
overall scheduling interval for every Vi will be S(i) =

(

of

Obviously,the

1 , ■• • , C l }-

A ssignm ent Constraint: In order to have a correct scheduling solution, it is im perative th a t each
vertex in DAG be scheduled for only one cycle in its scheduling interval. In other words:
(5.1)
je e p
Precedence Constraint: It is also im perative to observe the two precedence constraints mentioned
b e f o r e t o g u a r a n t e e t h e c o r r e c t s c h e d u lin g . M a t h e m a t ic a lly s p e a k in g :

^ 2 x i2,32 +
32<j

x L,ji ^

V(vi l 5 v*2) G E ',v ix,v i2 € V,Vj G (5 (i)} .

(5.2)

jl> 3

5Obviously, A S A P ( v i) — E ( i ) and A L A P ( v i ) = L{i)
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Resource Constraint: At every level, we m ust ensure th a t there are enough com puting resources, in
the form of instruction words in IMM, to m ap the prioritized vertices into IMM.
X ij < 64 x (M ax-C ycle(L ) — M in -C ycle(L )), V) £ L eve lsL + 1, L + 2, • • • , C l

(5.3)

Vvi €level L

It is obvious th a t by scheduling the closest element of the DAG to outputs as early as possible, a
minimum num ber of instruction cycles needed to emulate the entire design can be achieved. The
logic elements of the design im mediately connected to prim ary outputs are represented by vertices
without successors in G '. We will ignore all the vertices of G' th a t have one or more successors and
consider only the vertices w ithout successors for cycle m inimization in the following manner:
m in

,Vu* £ V w ithoutsuccessors.

(5.4)

jes(i)j-x
5 .2 .4 .6

E v a lu a t io n M e t r ic s

The efficiency of an algorithm th a t targets the problem of task scheduling for parallel processing
platform can be measured in various ways. We will explain the definition and m athem atical for
m ulation for each evaluation metrics in this subsection. The results obtained by the scheduling
algorithms are explained later in this chapter.
M i n i m u m e m u la tio n tim e : An HEP-based consists of P x IT processing elements (= total
number of words in IMM), where P is the number of emulation processors and W is depth (size) of
H E P ’s control memory. Hence, if circuit C represented by G = (V, E ) was to be em ulated on HEPbased emulation system, the theoretical lower bound for emulation tim e (delay) D min is calculated
as:
C l < Dj,

\V\
P

(5.5)

P ro c e s so r W o rk lo a d a n d Id le T im e : L et’s assume th a t program T consists of to tal of M
tasks th a t are to be executed using single processor (e. g. P i) is represented by T = {Tplti,T p lt 2 , • • ■ , Tpu
The execution tim e of task T, on one processor is shown as Ep, ■ Thus the execution tim e of program
T is:
E to ta L P x

=

D T l ,P i

+

E T 2 ,P r

-\

b £ t m,Pi =

^2

^Zi.Pi

(5-6)

Ti <Ti<Tm

However, if program T is to be executed on a parallel-processor platform , execution of tasks will
be delayed due to com munication overhead and inter-task dependencies. The execution graph for
program T is illustrated in Fig. 5.19. In such case, the total execution tim e of program T will be
prolonged by the total delay time:
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Execution time
(a)

Ti

T3 • • » •

T2

Tm
1

Execution time
(b)

di

Ti

' ...it

u2

I

j* * * •

12

*

-------------------------- ►

Total IDLE time
Figure 5.19: Executing program on a parallel platform, (a) executing program on single processor
(no delay between tasks), (b) executing program on a parallel processor.

^2

E Ti,Pi +

The second term in the above equation,

5Z

(5.7)

i<M

Tx< T i < T M
( X) » < m ^*)>

usually referred to as processor idle time

(i. e. tim e during which processor is not executing anything). “Processor workload” ,<j>, is the ratio
of tim e during which a processor is “busy” executing tasks with respect to the to tal execution time:
e TuPi
T i< T i< T M

ypi

J2

(5.8)

+ J 2 6i

T i< T i< T M

i<M

A good scheduling tool for a parallel processing platform thrives on maximizing workload for each
and every processor in the system, as well as, balancing the workload among all processors. Also,
th e scheduler should minimize the total processor idle time. Based on the above formulation, the
average processor workload (0 ) is defined as:

—

l< i< 64

(5.9)

To achieve acceptable balance of workload among processors the following relation should hold:
cj) w cj)p.

(5.10)

S p e e d -u p : The speed-up is defined as the tim e required for sequential execution of a program
divided by the time required for parallel execution. The am ount of speed-up is m easured according
to the number of cycles (rather th an time). The speed-up is denoted by A.
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E x e c u tio n D elay: Execution delay is the defined as the am ount of tim e th a t execution of a
task is delayed (postponed). In this application, the earliest tim e th a t task u* can be executed
is determ ined by A S A P ( v i ) . If task v-t is executed at level L, then the delay for task vt is A =
L —ASAP(vi).
5 .2 .4 .7

Im p lem en ta tio n o f M L S /M L S + B F F S ch ed u lin g T ools

For the purpose of this research a software tool in “C” language called “GSchedule” on U nix/Linux
platform has been developed6. Source listings for “GSchedule” is provided in a CD-ROM accom
panying this thesis. The following com m and line illustrates how th e tool is run against MCNC
benchmark circuits:
$ GSchedule [-BFF] netlist_name.blif
The GSchedule schedules a technology m apped netlist (in BLIF form at) using MLS algorithm
and presents the results on standard output. The [-BFF] option makes the tool to use M LS+B FF
algorithm.
We have used dynamic memory allocation and linked-lists to implement the d ata structure used
in GSchedule to minimize memory usage by the tool. Each node in DAG, is a “C” structure consists
of several fields such as name, fan-in list, fan-outs degree, and A SA P/A LA P level numbers. The
GSchedule builds a netlist of such node structure by parsing the input BLIF netlist.
Once the scheduling is finished, the GSchedule will generate the em ulation program for each and
every 64 HEP processors in the emulation engine. A sample snapshot of the output generated by
GSchedule is shown in Fig. 5.20. Notice th a t node names in each column represent the instruction
words will be downloaded into each H E P ’s control memory.

5.2.5

E xperim ental R esu lts

In this section the results obtained by the scheduling tools, MLS and M LS+B FF, are presented.
The tools were tried on almost all circuits in MCNC benchmark suite. However, we will only present
th e results for the

10

biggest circuits.

• Table 5.3 illustrates both the average (<f>) as well as maximum H EP processor workload. As the
results show the MLS scheduling has managed to achieve to tal average processor workload of
83.9% while the deviation of workload among processors is less th an 3%. T h at means, during
th e emulation process, the workload is evenly distributed among all 64 H EP processors in the
6 The source listings consists of approxim ately 4000 lines of codes.
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Figure 5.20: Example of output generated by GSchedule tool. Each column represents the emulation
instructions executed by one processor.

emulation system. In some cases the MLS scheduling has achieved almost optim al scheduling
solution (99.4%). Also, as shown in the table, the total processor idle tim e is less th an 9 cycles
in average.
Table 5.4 represents same statistics about the sequential binary m ultiplier circuit 7 example. In
case of very small circuits (such as binary multiplier) the statistics show th a t most processing
resources in the HEP-based em ulation system remains under utilized.

Hence the average

processor workload for such sparse circuits is considerably lower.
Table 5.5 illustrates how the M LS+B FF optim ization algorithm has not only increased the
average processor workload but also has reduced the average processor idle tim e in at least
half of the test cases.

Such increase in the average processor workload is reported to be

between 0.7 — 6.2%, with an average value of +1.5%. Also the reduction in processor idle
tim e is between 1-3 cycles, w ith an average value of 1.2 cycles. It is w orth emphasizing th a t
M LS+B FF scheduling tool does not create a significant improvement in small circuits such as
the binary multiplier example.
7Binary multiplier does not belong to M CNC benchmark suite. So we decided to present the results for that
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Table 5.3: Processor workload calculated after MLS scheduling.
mm

<t>

D e v ia tio n

A vg. Id le

(% )

{%)

(% )

T im e (eye. )

s38417

93.3

95.3

2

5

s38584

97.2

97.9

0.7

3

s35932

98

99.4

1.4

1

frisc

91.8

93.7

1.9

8

elliptic

96

96.8

0 .8

4

pdc

85.2

87.2

2

16

des

92.7

95.4

2.7

4

ilO

53.3

57.7

4.4

20

C7552

51.6

58.5

6.9

13

C5315

51.8

57.8

6

12

TO TA L

81.1

83.9

2 .8

8 .6

DUT

0

Table 5.4: Processor workload after MLS scheduling on multiplier.
DUT

Multiplier

tfrmin

4>

D e v ia tio n

A v g . Id le

(% )

(% )

(% )

T im e (eye. )

7.1

12

4.9

12
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Table 5.5: Processor workload after M LS+B FF scheduling.
DUT

M LS
m

M LS+BFF
m

Im p ro v e m e n t

M L S A vg.

M L S + B F F A vg.

R e d u c tio n

(% )

Id le T im e

Id le T im e

(% )

s38417

95.3

95.3

0

5

5

0

s38584

97.9

97.9

0

3

3

0

S35932

99.4

99.4

0

1

1

0

frisc

93.7

96.1

2.4

8

5

3

elliptic

96.8

99.7

2.9

4

3

1

pdc

87.2

87.9

0.7

16

14

2

des

95.4

98.2

2 .8

4

1

3

ilO

57.5

57.5

0

20

20

0

C7552

58.5

64.7

6 .2

13

10

3

c5315

57.8

57.8

0

12

12

0

TOTAL

83.9

85.4

1.5

8 .6

7.4

1.2

• The emulation tim e for ten biggest circuits when the designs are scheduled by both MLS and
M LS+B FF are shown in Tables 5.6 and 5.7 respectively. Last two columns of each algorithm
show the total emulation time when the H EP-based emulation engine is implemented on VirtexII and Virtex-4 family of FPGAs. As it is shown in tables, an H EP-based em ulation system
is capable of em ulating the largest circuit (i. e. “frisc. blif” ) in 3.58 —5 . 5 9 if the circuit is
scheduled by M LS+B FF algorithm. Also the am ount of speed-up obtained by each algorithm
is reported for each circuit. As the results show the average speed-up gained by MLS algorithm
is A = 50.4,while the average speed-up gained by M LS+B FF is A = 51.3.
• The tim e complexity of MLS and M LS+B FF algorithms to perform ASAP and ALAP levelization on circuit C, denoted by G = (V ,E ), is 0 (2 |V | +

2

|E |). Assuming th a t there are

to tal average of \V\ nodes at each level, prioritizing and allocating nodes to 64 processors will
have the time complexity of 0 (6 4 • \V\ log \V\. Hence the to tal tim e complexity of MLS (and
M LS+B FF) algorithm is 0 ( 2\V\ + 2|E |) + 0 (6 4 • |F | log \V\. B oth scheduling tools were run
in L in u x e n v ir o n m e n t o n a p e r s o n a l c o m p u t e r w i t h a n I n t e l P e n t iu m 2 .8 G H z p r o c e s s o r . T h e

scheduling tools managed to schedule most test circuits in less th an

1

hour. Average execution

tim e for purely com binatorial circuits such as “C7552” is less than 3 minutes. Also, the exseparately.
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Table 5.6: Em ulation tim e and speed-up obtained by MLS scheduling.
MLS
DUT

Drain

E m u la tio n

S p e e d -u p

V ir te x I I

V ir te x 4

I n s t. C y cles

A

fcS)

(liS)

S38417

85

90

60.1

4.19

2.69

s38584

104

108

61.3

5.03

3.22

s35932

81

86

59.8

4.01

2.57

frisc

116

123

59.8

5.73

3.67

elliptic

97

102

60.6

4.75

3.04

pdc

107

122

55.7

5.68

3.64

des

62

69

57.3

3.21

2.06

ilO

22

45

31.1

2.09

1.34

c7552

15

31

29.2

1.44

0.92

c5315

13

27

29.7

1.2

0 .8

Multiplier

2

14

7.1

0.65

0.41

Table 5.7: Em ulation tim e and speed-up obtained by M LS+B FF scheduling.
M LS+B FF
DUT

Drain

E m u la tio n

S p e e d -u p

I n s t. C y cles

A

V ir te x I I

V ir te x 4

s38417

85

90

60.1

4.19

2.69

S38584

104

108

61.3

5.03

3.22

S35932

81

86

59.8

4.01

2.57

frisc

116

120

61.3

5.59

3.58

elliptic

97

99

62.5

4.61

2.96

pdc

107

121

56.1

5.64

3.61

des

62

67

59.1

3.12

2 .0

ilO

22

45

31.1

2.09

1.3

c7552

15

28

32.3

1.30

0.83

c5315

13

27

29.7

1.25

0.80

Multiplier

2

14

7.1

0.65

0.41
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perim ents show th a t the optim ization technique introduced by M LS+B FF causes no overhead
on design compilation tim e due to the fact th a t the improvement is made by adding local
conditions to MLS algorithm. Hence the execution time of M LS+B FF algorithm is identical
to execution of MLS algorithm.

5.2.6

C ode G eneration and D ow nload

The last steps in the proposed CAD flow (Fig. 5.2) are code generation and downloading. Once
the scheduling tool generated the memory m ap for each H EP processor, the instruction words will
be filled w ith mnemonic names of nodes in the netlist. The task of code generation consists of
replacing the mnemonic names with actual executable binary op-codes for HEP processors. The
code generator will replace the unused instruction words in IMM w ith binary code for “N O P ”
instruction. Similarly, if the mnemonic represents an LUT or flip-flop output, it will be replaced by
“LU TO P” and “RAM REF” instructions respectively. The “ROM REF” instructions are used when
corresponding flip-flop contains an initial value of non-zero.
Once the whole IMM is parsed and binary code representing each instruction word is generated
the generated bit-stream can be downloaded into the H EP processors’ control memories through
“download m anager” module on the em ulation system. As it is shown in Fig. 5.2 once the binary
codes are downloaded into HEP-based em ulation system the design is ready to be emulated.

5.3

Com parison and Conclusion

In this chapter a CAD framework for design compilation targeting H EP-based emulation systems
has been proposed. As a part of this proposal, two scheduling algorithm s called MLS and M LS+B FF
were introduced and developed. The tools were run on 10 biggest circuits from MCNC benchm ark
suite. As a result of scheduling algorithms, the H EP-based emulation system can em ulate the biggest
test circuit in less th an 6fiS.
Table 5.8 compares the emulation tim e of ten circuits on HEP-based emulation system w ith those
reported by VEGA architecture [40]. The author of [40] has reported the results for four of sample
circuits th a t have been used in this study. The results show, the H EP-based emulation system has
4-5 times faster emulation speed. However, it should be emphasized th a t the ASIC-based emulation
processors used in VEGA architecture were fabricated using CMOS 1.2pm fabrication technology
where as Virtex-2 and virtex-4 are fabricated using 0.15pm and 0.09pm technologies respectively.
The MLS and M LS+B FF algorithms create close to optimum scheduling solutions especially for
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Table 5.8: Comparing emulation tim e of H EP and VEGA
DUT

size

M L S /M L S + B F F

VEGA

fxS

us

s38417

5411

4.19-4.19

21.7

S38584

6630

5.03-5.03

23

pdc

6796

5.68-5.64

25.6

ilO

1401

2.09-2.09

23.5

large circuits. In fact, the empirical results show th a t, as circuits become denser the utilization
of processing elements increases which is on the contrary to the results obtained by similar FBE
systems. In FBE systems, as the DUT size increases as long as there are enough logic elements
and I/O pins available in the target F PG A chips. However, due to R ent’s rule, significant F P G A ’s
logic capacity remains under-utilized.

If the size of the circuit increases beyond effective logic

capacity of FPG A s then m ultiple FPG A devices will be required. In th a t case th e log utilization in
FPG A modules will drop as it is shown, conceptually, by the dotted red curve in Fig. 5.21. Also,
T he F PG A logic utilization hardly reaches above 80%. In Fig. 5.21 the blue curve represents the
percentage of processing resources used w ith respect to the design size in a H EP-based logic emulation
system which illustrates better resource utilization w ith respect to FBEs. Obviously, robustness of
M LS/M LS+B FF scheduling algorithms against bigger size circuits is a great advantage over similar
tools. However it should be emphasized th a t the curve shown for FB E systems is conceptually
correct but values are not accurate.
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Figure 5.21: Resource utilization in HEP-based emulation system and FBEs.
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C h a p ter 6

C on clu sion s an d Future W ork

The contributions m ade by this research can be classified in two sections. First, this work has
presented the design of a specialized processor called hybrid-emulation processor (HEP) th a t can be
easily implemented on any F PG A platform. A collection of 64 H EP processors were embedded into
Xilinx FPG A devices to build a logic em ulation engine. The emulation engine is capable of em ulating
the functionality of digital circuits as large as 160000 logic gates and flip-flops. While relatively
simple in architecture, it can em ulate a design at speeds of up to 262K H z . The embodiment of 64
H EP processors requires only one or two of-the-shelf F PG A modules. Such small hardware reduces
th e cost of HEP-based emulation system by orders of m agnitude with respect to its commercial
counterparts. The H EP architecture can be easily expanded to higher capacities while elim inating
th e need for redesigning the hardware platform.
More im portantly, two task scheduling algorithm s, MLS and M LS+B FF, have been introduced
and developed as a p art of a CAD framework th a t autom atically m ap D U T ’s netlists into H EP-based
emulation system. It has been shown th a t the proposed scheduling heuristics can maximize proces
sors workload and reduce to tal emulation tim e while keeping the scheduling tim e within reasonable
range. The ten largest circuits from MCNC benchmark suite were used to evaluate the performance
of the scheduling tools. Based on this evaluation, the scheduling algorithms, substantially increase
in the average workload in emulation processors. As a result, a large circuit, as big as 22000 gates,
can be em ulated in 6/i.s. An optim ization technique, introduced in M LS+B FF algorithm has further
improved the average workload by 1-6% while causing no overhead on design com pilation time. More
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interestingly, unlike FB E CAD tools, the scheduling tool favors denser circuits over small circuits
and produces better resource utilization for bigger circuits.
Finally, a complete CAD framework th a t can be used for design compilation of DUTs into HEPbased emulation systems, has been explained in details th a t has eliminated the need for partitioning,
placement and routing tools. Hence, the design compilation tim e is significantly shorter and more
predictable.

6.1

Future Work

The followings are a number of possible suggestions, concerning hardware and software of H EP-based
emulation system, th a t we would like to share w ith readers for possible future researches.

6.1.1

Im provem ents in Hardware A rch itectu re

Due to the fact th a t size of digital circuits is constantly increasing (Moore’s law) HEP-based emula
tion systems w ith larger logic capacity will soon be needed. Fortunately, flexibility of program mable
logic devices (e. g. FPGAs) allows us to not only design HEPs w ith higher logic capacity but also
to integrate more num ber of them into FPG As. Hence, providing easily scalable soft IP (Intel
lectual Property) core for H EP-based emulation systems will assist verification engineers to easily
develop fast and cheap logic em ulation systems w ith variable size and logic capacity. H EP-based
m ulti-FPG A systems for em ulating very large designs is also an interesting topic for future research.
The H EP based emulation engine introduced in this thesis is only capable of emulating combi
natorial and fully synchronous sequential logic circuits. Although, such circuits constitute m ajority
of all logic designs, having an H EP processor th a t can also emulate logic circuits with m ultiple
asynchronous clocks may be very useful.
Lastly, integrating H EP-based emulation engine with com plementary peripheral modules such
as download manager, m onitoring and supervisory modules will make the H EP-based em ulation
system a desirable verification tool for all small and medium size IC m anufacturing companies.

6.1.2

Im provem ent in D esign C om piler Tool

T h e im p r o v e m e n t m a d e

by

M LS+BFF

algorithm

is

mainly due to the fact th a t the algorithm is

capable of “predicting” the flow of signals in netlist from one level to the next immediate level.
However, if the algorithm was somehow capable of profiling the flow of all signals in to further
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depths within the circuits, scheduler might create even better solutions. Task scheduling for parallel
processing platforms is widely open to researchers.
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